

Avery Verification IP: Delivering Accelerated Confidence in Complex IC Verification

Joseph Hua

Verification IP Application Engineer


Digital Verification Technology, Siemens EDA

16-20
Apr 25-29
SHANGHAI

SIEMENS

Avery Verification IP – Delivering Accelerated Confidence

Accelerated				Confidence			
First To Market AND high quality via partnerships	Fast standard SV/UVM runs on all engines	Sim Acceleration on emulator and prototype system	Supports QEMU co-simulation for HW/SW co-dev	Tested on multiple controller designs from IP Partners	CTS Finds bugs in design IPs that other VIPs miss	Future-proof Roadmap and Packaging	Broad Portfolio: Verification IPs + Compliance Tests



Avery Verification IP – Delivering Accelerated Confidence

Accelerated

First To Market
AND high quality
via partnerships

Fast standard
SV/UVM runs on
all engines

Sim Acceleration
on emulator and
prototype system

Supports QEMU
co-simulation for
HW/SW co-dev

Confidence

Tested on multiple
controller designs
from IP Partners

CTS Finds bugs
in design IPs that
other VIPs miss

Future-proof
Roadmap and
Packaging

Broad Portfolio:
Verification IPs +
Compliance Tests

Accelerate your Time To Market:

Early adoption mentality:

- we invest to be **first to market** with usable VIP (e.g. PCIe7, CXL3.2, UCle2.0, UALink)



- we work with **bleeding edge** partners on **new/emerging protocols**
E.g. Intel, Astera, Comira, Rambus, Alphawave

This success **builds confidence and trust** in turn:

- E.g. we are the main developer of Compliance Tests used by the CXL consortium
- Our technical lead delivers **seamless** integration, deeper **coverage**, higher **quality**
- Even customers who use other VIPs in testbenches, use Avery VIP for **signoff**

Avery Verification IP – Delivering Accelerated Confidence

Accelerated

First To Market
AND high quality
via partnerships

Fast standard
SV/UVM runs on
all engines

Sim Acceleration
on emulator and
prototype system

Supports QEMU
co-simulation for
HW/SW co-dev

Confidence

Tested on multiple
controller designs
from IP Partners

CTS Finds bugs
in design IPs that
other VIPs miss

Future-proof
Roadmap and
Packaging

Broad Portfolio:
Verification IPs +
Compliance Tests

Accelerate your Time To Market **in 3DIC**:



2.0 available now


View our technical webinar from Aug 21st on Verification Academy

Our statement of support in the UCle2.0 launch on Aug 6 2024:

“Building on our leadership in chiplets technology and strong track record of support for the standard, Siemens EDA is once again a key contributor for the newest version of UCle technology. With our UCle2.0 Verification IP and Compliance Test Suite solutions, Siemens continues its UCle design verification leadership. And because version 2.0 of the UCle standard incorporates advances that support mainstream design for test (DFT) practices, it paves the way for next-generation products capable of fully leveraging Siemens’ industry-leading Tessent software.”


Mike Ellow, CEO of Silicon Systems for Siemens EDA

Avery Verification IP – Delivering Accelerated Confidence




- SV/UVM Compliant
 - Extensible APIs
- VIP Configurator
 - Creates full TB
- VIQ Integration
 - Coverage mgmt
- VIZ Integration
 - Easy debug
- Simulator Agnostic
 - Questa Optimized
- Simulation acceleration
 - VIP+VTL solutions
- FPGA prototype IP
 - Speed Adapters
- HW/SW Cosim
 - Virtual / QEMU

Customer feedback: Other VIPs are slower and less capable:
Avery VIP is **faster** to bring up, **faster** to run, **easier** to debug, more **flexible**



Avery Verification IP – Delivering Accelerated Confidence



Accelerating Simulation VIP based Testbenches using Veloce Emulation Hardware

Customers: “how can I get the most from my Veloce CS emulator investment? I want to keep all my existing simulation testbench and stimulus, and **accelerate...**”



- **Simulation Acceleration:**
 - Avery VIP running in conjunction with Veloce VTL on Veloce Strato CS emulation, Veloce Primo CS prototyping
- Provides 50-90x speed up vs pure simulation:
 - Enables reuse of testbench and VIP test cases / UVM sequences between engines

Avery Verification IP – Delivering Accelerated Confidence

Accelerated

Confidence

First To Market AND high quality via partnerships

Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system


Supports QEMU co-simulation for HW/SW co-dev

Tested on multiple controller designs from IP Partners

CTS Finds bugs in design IPs that other VIPs miss

Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests



Avery Verification IP – Delivering Accelerated Confidence

Accelerated

Confidence

First To Market AND high quality via partnerships

Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev


Tested on multiple controller designs from IP Partners

CTS Finds bugs in design IPs that other VIPs miss

Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests

Virtual In-Circuit Simulation – a seamless shift **from Sequences to Software**, accelerating HW/SW signoff



Avery Verification IP – Delivering Accelerated Confidence

Accelerated				Confidence			
First To Market AND high quality via partnerships	Fast standard SV/UVM runs on all engines	Sim Acceleration on emulator and prototype system	Supports QEMU co-simulation for HW/SW co-dev	Tested on multiple controller designs from IP Partners	CTS Finds bugs in design IPs that other VIPs miss	Future-proof Roadmap and Packaging	Broad Portfolio: Verification IPs + Compliance Tests

Delivering **Confidence** via partner design testing:

- **Multiple IP partnerships** for mutual validation and reach
- We use multiple controllers and multiple designs to **test our VIP**
- Ensure our solutions are **Seamless and Easy to Deploy**



PCIe CXL UCle Ethernet



PCIe PHY



I3C CSI DSI UFS Unipro Ethernet CAN



CAN Ethernet LIN



UCle CUSTOM



PCIe CXL UCle Ethernet



USB xHCI



PCIe/CXL/UCle



NVMe ONFI DDR5





PCIe CXL HBM GDDR LPDDR GDDR



DisplayPort



PCIe



Ethernet



PCIe

Avery Verification IP – Delivering Accelerated Confidence

Accelerated

First To Market
AND high quality
via partnerships

Fast standard
SV/UVM runs on
all engines

Sim Acceleration
on emulator and
prototype system

Supports QEMU
co-simulation for
HW/SW co-dev

Confidence


Tested on multiple
controller designs
from IP Partners

CTS Finds bugs
in design IPs that
other VIPs miss

Future-proof
Roadmap and
Packaging

Broad Portfolio:
Verification IPs +
Compliance Tests

Build vs Buy? Rely on Avery VIP+CTS for compliance/quality, freeing up your resources



- **Avery Compliance Test Suites:**
- Covers whole spec, not just std tests
- Constrained-random SV/UVM code
- Full test plan and coverage model
- Still finding PCIe5 bugs in IP configs
- **Industry's signoff VIP / test suite**

“you found an IP bug the IP vendor VIP did not catch – with just ONE test”
– HPC customer



Avery Verification IP – Delivering Accelerated Confidence

– Accelerated


CTS Finds bugs in design IPs that other VIPs miss

– Confidence


Seamless flow for managing complex protocol Test Suites and closing Coverage



Regression Coverage Trend


[illegible]

Avery Verification IP – Delivering Accelerated Confidence



Avery Verification IP – Delivering Accelerated Confidence

Accelerated				Confidence			
First To Market AND high quality via partnerships	Fast standard SV/UVM runs on all engines	Sim Acceleration on emulator and prototype system	Supports QEMU co-simulation for HW/SW co-dev	Tested on multiple controller designs from IP Partners	CTS Finds bugs in design IPs that other VIPs miss	Future-proof Roadmap and Packaging	Broad Portfolio: Verification IPs + Compliance Tests



Thank You!

Email: zhenhao.hua@siemens.com