



Avery Verification IP: Delivering Accelerated Confidence in Complex IC Verification

Joseph Hua

Verification IP Application Engineer

Digital Verification Technology, Siemens EDA





2025 DESIGN AND VERIFICATION* CONFERENCE AND EXHIBITION



Avery Verification IP – Delivering Accelerated Confidence


-Accelerated------Confidence-

First To Market AND high quality via partnerships Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system Supports QEMU co-simulation for HW/SW co-dev Tested on multiple controller designs from IP Partners

CTS Finds bugs in design IPs that other VIPs miss Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests







Accelerated

Confidence

First To Market AND high quality via partnerships



Accelerate your Time To Market:

Early adoption mentality:

we invest to be **first to market** with usable VIP (e.g. PCle7, CXL3.2, UCle2.0, UALink)









we work with **bleeding edge** partners on **new/emerging protocols** E.g. Intel, Astera, Comira, Rambus, Alphawave

This success **builds confidence and trust** in turn:

- E.g. we are the main developer of Compliance Tests used by the CXL consortium
- Our technical lead delivers seamless integration, deeper coverage, higher quality
- Even customers who use other VIPs in testbenches, use Avery VIP for signoff





-Accelerated-

- Confidence

First To Market AND high quality via partnerships Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev Tested on multiple controller designs from IP Partners

CTS Finds bugs n design IPs that other VIPs miss Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests

DVCDN
CONFERENCE AND EXHIBITION

• •

Accelerate your Time To Market in 3DIC:



UCle 2.0 available now

View our technical webinar from Aug 21st on Verification Academy

Our statement of support in the UCIe2.0 launch on Aug 6 2024:

"Building on our leadership in chiplets technology and strong track record of support for the standard, Siemens EDA is once again a key contributor for the newest version of UCIe technology. With our UCIe2.0 Verification IP and Compliance Test Suite solutions, Siemens continues its UCIe design verification leadership. And because version 2.0 of the UCIe standard incorporates advances that support mainstream design for test (DFT) practices, it paves the way for next-generation products capable of fully leveraging Siemens' industry-leading Tessent software."

Mike Ellow, CEO of Silicon Systems for Siemens EDA








-Accelerated

Fast standard SV/UVM runs on all engines

Confidence

- **SV/UVM Compliant**
- Extensible APIs
- **VIP Configurator**
 - Creates full TB
- **VIQ** Integration
 - Coverage mgmt
- **VIZ Integration**
 - Easy debug
- Simulator Agnostic
 - **Questa Optimized**
- Simulation acceleration
 - **VIP+VTL** solutions
- FPGA prototype IP
 - **Speed Adapters**
- **HW/SW Cosim**
 - Virtual / QEMU









-Accelerated

Sim Acceleration on emulator and prototype system

.

Confidence

Accelerating Simulation VIP based Testbenches using Veloce Emulation Hardware

Customers: "how can I get the most from my Veloce CS emulator investment? I want to keep all my existing simulation testbench and stimulus, and accelerate..."



RTL Design + **UVM Sim TB**

Port RTL DESIGN to Veloce

Fast Forward with Accelerated VIP Solution – reuse testbench and stimulus Accelerated VIP supports Questa, Veloce, Primo

Accelerated Design+TB

- Simulation Acceleration:
 - Avery VIP running in conjunction with Veloce VTL on Veloce Strato CS emulation, Veloce Primo CS prototyping
- Provides 50-90x speed up vs pure simulation:
 - Enables reuse of testbench and VIP test cases / UVM sequences between engines

DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION



Avery Verification IP – Delivering Accelerated Confidence

First To Market AND high quality via partnerships Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev

00000

Tested on multiple controller designs from IP Partners


CTS Finds bugs n design IPs that other VIPs miss

Confidence

Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests

Questa Software-Aware VIP - a seamless shift from Sequences to Software, accelerating HW/SW signoff



2025 DESIGN AND VERIFICATION* CONFERENCE AND EXHIBITION



Avery Verification IP – Delivering Accelerated Confidence

-Accelerated-

Fast standard SV/UVM runs or all engines Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev

Tested on multiple controller designs from IP Partners


CTS Finds bugs n design IPs that other VIPs miss

Confidence

Future-proof Roadmap and Packaging

Broad Portfolio: Verification IPs + Compliance Tests

Virtual In-Circuit Simulation – a seamless shift from Sequences to Software, accelerating HW/SW signoff







-Accelerated

Tested on multiple controller designs from IP Partners

Delivering **Confidence** via partner design testing:

DisplayPort

- **Multiple IP partnerships** for mutual validation and reach
- We use multiple controllers and multiple designs to test our VIP
- Ensure our solutions are Seamless and Easy to Deploy











Confidence



























PCle








Accelerated

CTS Finds bugs in design IPs that other VIPs miss

Confidence

Build vs Buy? Rely on Avery VIP+CTS for compliance/quality, freeing up your resources



- **Avery Compliance Test Suites:**
- Covers whole spec, not just std tests
- Constrained-random SV/UVM code
- Full test plan and coverage model
- Still finding PCIe5 bugs in IP configs
- Industry's signoff VIP / test suite

"you found an IP bug the IP vendor VIP did not catch – with just ONE test"

HPC customer






-Accelerated-


Fast standard SV/UVM runs or all engines Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev Tested on multiple controller designs


CTS Finds bugs in design IPs that other VIPs miss Future-proof Roadmap and Packaging Broad Portfolio: Verification IPs + Compliance Tests


Seamless flow for managing complex protocol Test Suites and closing Coverage





Confidence












Accelerated Confidence

Future-proof Roadmap and **Packaging**




All features, Tunneling USB3/PCIe/DP, TBT3

PCle Gen7.0r0.7 spec supported TODAY:

- Early Access release is 2024.3
- **Engaged with Early Access customers**
- All at 128GT/s data rate DIDE 7.0
- Full / Bypass / N 2025 Protocols:
- New EIEOS are UALink over PCIe and over 200G Ethernet
- TS1/TS2 updat∈ Ultra Ethernet

NEXT: Follow PSt Infiniband

- Prepare for upcoming 10.8, 11.0 specs
 - Typically, VIP available 2 weeks after spec



2025 DESIGN AND VERIFICATION* CONFERENCE AND EXHIBITION



Avery Verification IP – Delivering Accelerated Confidence


—Accelerated———————————Confidence—

First To Market AND high quality via partnerships Fast standard SV/UVM runs on all engines

Sim Acceleration on emulator and prototype system

Supports QEMU co-simulation for HW/SW co-dev Tested on multiple controller designs from IP Partners

CTS Finds bugs n design IPs that other VIPs miss Future-proof Roadmap and Packaging Broad Portfolio: Verification IPs + Compliance Tests







Thank You!

Email: <u>zhenhao.hua@siemens.com</u>



