





A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation

Wenbo Liu, wenbo.liu@jaguarmicro.com Forbes Hou, forbes.hou@jaguarmicro.com Jon Zhang, jon.zhang@jaguarmicro.com Hong Liu, hong.liu@jaguarmicro.com Allen Lei, allen.lei@jaguarmicro.com IC Design Department, Jaguar Microsystems





云豹智能——中国数据处理器芯片(DPU) 头部企业







- 1. Limitations and Opptunites of Traditional Verification Methods
- 2. Multi-Agent Verification Framework
- 3. Comparative Demonstration
- 4. Evaluation
- 5. Discussion
- 6. Q&A









1. Limitations of Traditional Verification Methods







accellera SYSTEMS INITIATIVE 1. Limitations and Opportunities of Traditional Verification Methods



Phase	Traditional Approach	Intelligent Approach			
Specification Analysis	Manual Analysis	Auto-generation + Manual Calibration			
Verification Planning	Manual Analysis	Auto-generation + Manual Calibration			
Environment Setup	Framework Auto-generation + Manual Coding	Auto-generation + Manual Calibration			

 TABLE I

 Comparison between Traditional Verification Methods and Intelligent Verification Methods

- New Technical Trends
 - Multimodal Parsing
 - RAG Integrates Domain
 - Knowlage
 - Multi-Agent Systems 15 20 - 17 Apr 25 SHANGHAI

- Al Verification Application
 - Opportunities
 - Design specification processing
 - Testbench construction
 - Methodological innovation

Challenges

simple conversational
approaches struggle to
address such complex
problems.

•





2. MAVF - Multi-Agent Verification Framework








- Core Features:
 - Process Stability: Integrates industry SOPs to achieve precise domain knowledge mapping, ensuring output consistency
 - Role Specialization: Differentiated intelligent agent role configurations, building systematic solutions

• System Modules:

- Distributed Multi-Agent Architecture
- Unified Interaction Environment Platform
- Standardized Process Control Protocol
- Quality Verification System
- Intelligent Routing Communication Mechanism
- Event Subscription Response Mechanism








2. MAVF : Module-Level Verification Flow Analysis










- Frontend Processing Layer
 - Implements unified structural conversion of multi-modal design documents, generating standardized design specification libraries through normative parsing agents according to sub-SOPs, providing a unified input source for downstream processes.
- Agent Collaboration Layer
 - Implements three-stage collaboration based on workflow engineEach agent strictly follows the main SOP process, triggering downstream tasks through phase acceptance
- Closed-loop Verification Layer

• Adopts ReAct chain of thought to implement:Forms an automated quality loop of planning-execution-verification







- A. Specification Parsing Agent
 - Input Processing Standardize document formats
 - Information Extraction
 - Output Integration JSON template

- B. Verification Plan Generation Agent
 - Test point decomposition
 - Test case generation
 - Inspection mechanism

- C. Testbench Spec Generation Agent
 - Establishing the testbench architecture and creating a topological diagram
 - Determining the functionality, quantity, and hierarchical relationships between verification components
 - Providing specific definitions for core data structures and driving

functions within components

- D. Testbench Code Generation Agent
 - Framework Level (UVM Architecture)
 - Transaction Level (Data Flow)
 - Scenario Level (Test Cases)
 - Industry Compatibility



云 豹智能

- Dynamic Verification Cycle
 - AI Generation → Automated Review → Human
 Confirmation
 - Cyclic Iteration Until Standards Are Met
- Multi-dimensional Consistency Checking System
 - Verification Planning Phase Orthogonal Coverage Verification/Scenario Completeness Validation
 - Testbench Generation Phase
 - Al Semantic Check (Grammar + Functional)
 - Manual Review (Architecture


Rationality/Completeness of Checking

Mechanisms)

• Execution Feedback Phase

• EDA Tools Log Review

- Human-Machine Collaboration Principles
 - Quality Loop: Automated pre-screening \rightarrow Expert review
- Trustworthy AI Mechanism
 - Establish traceable generation-verification evidence chains



• Enhanced assistance tool, not a replacement for human work







SYSTEMS INITIATIVE






"fs_id": "FS_2",

2025

DESIGN AND VERIFICATION"

CONFERENCE AND EXHIBITION

"FS": [






accellera

2. MAVF : Verification Plan Generation Agent















2. MAVF: Testbench Specification Agent



[verif_components_hierarchy] DMA Testbench DMA UVM ENV CPU Agen **CPU** Sequences "ТВ": { "interface": [··· Interrupt Handler Seq **CPU** Sequencer], "top_tb": [CPU Driver Reference Model CPU Monitor "item": "dma tb top", "item_description": "顶层testbench,实例化DUT、接口和test", "reuse": "no" DUT Config }, Register Model "item": "clk_rst_gen", "item_description": "时钟复位生成模块", AXI Slave Agen **AXI** Sequences "reuse": "yes" Error Response Seq], AXI Sequencer "test": [Normal Response Seq "env": [AXI Driver "agent name": "apb3 agent", AXI Monitor "agent_description": "APB3配置接口代理,负责寄存器配置访问", "agent_type": "master", PB3 Master Agent APB3 Sequences "agent_sequence_description": "实现寄存器读写、非法访问等场景", "agent_interface": "连接DUT的APB3从接口", Illegal Access Seq Scoreboard "reuse": "vip" APB3 Sequencer }, Register Access Sec "agent_name": "axi_agent", APB3 Driver "agent_description": "AXI数据传输接口代理,负责数据传输", APB3 Monitor "agent_type": "slave", "agent_sequence_description": "实现正常传输、错误响应等场景",

DMA DUT





2. MAVF : Testbench Code Generation Agent



dma verif/

- env/
- dma env.sv
- dma env cfg.sv
- dma env pkg.sv
- dma reference model.sv
- dma scoreboard.sv
- L— dma_virtual_sequencer.sv
- ral/
- └── dma ral_pkg.sv /* RAL model */ agents/
- cpu agent/ /* user defined Agent */
 - cpu_agent.sv
 - cpu driver.sv
 - cpu_monitor.sv
 - cpu sequencer.sv
 - cpu seg item.sv
 - cpu pkg.sv
- apb3_agent/ /* Synopsys VIP */
- axi pkg.sv
- sequences/

- └── dma_seq_pkg.sv
- tests/
- dma base test.sv
- dma_test_lib.sv
- └── dma test pkg.sv
- tb/
- dma tb top.sv
- dma clk rst if.sv

- - Makefile
 - run.f

- - └── apb3_pkg.sv
- └── axi_agent/ /* Synopsys VIP */

- dma_virtual_seq.sv
- dma_seq_lib.sv

- dma_apb3_if.sv
- └── dma axi if.sv
- sim/

class dma env extends uvm env;

virtual function void connect phase(uvm phase phase); // Connect register model

- reg_model.default_map.set_sequencer(apb3_agt.sequencer, reg2apb); reg model.default map.set auto predict(1);
- // Connect virtual sequencer vseqr.apb3_sqr = apb3_agt.sequencer; vseqr.axi sqr = axi agt.sequencer; vseqr.cpu_sqr = cpu_agt.sequencer; vseqr.reg model = reg model;
- // Connect monitors to reference model apb3_agt.monitor.item_collected_port.connect(rm.apb_analysis_imp); cpu agt.monitor.item collected port.connect(rm.cpu analysis imp);
- // Connect monitors to scoreboard apb3_agt.monitor.item_collected_port.connect(sb.apb_analysis_imp); axi agt.monitor.item collected port.connect(sb.axi analysis imp);
- // Connect reference model to scoreboard rm.predict_ap.connect(sb.rm_analysis_imp);
- cpu_agt.monitor.item_collected_port.connect(sb.cpu_analysis_imp);

- endfunction

write_reg(reg_model.CMD_REG3[ch_id], {next_addr[31:4], last, set_int});

- - // Send prediction to scoreboard

- class dma_reference_model extends uvm_component; virtual function void predict transfer(apb seg item item);
 - mem data trans predict trans; int channel_id;
 - // Extract channel ID and command info
 - predict trans = mem data trans::type id::create("predict trans");
 - channel id = get channel id(item.paddr); // Create prediction transaction

 - // Handle different transfer modes if(channel_status[channel_id].joint_mode) begin handle_joint_mode(channel_id, predict_trans);
 - end else begin handle independent mode(channel id, predict trans); end
 - // Handle command list mode if(cmd_queue[channel_id].cmd_list_mode) begin handle cmdlist(channel id, predict trans);
 - end
 - predict ap.write(predict trans); endfunction

class dma virtual sequence extends uvm sequence;

write reg(reg model.CMD REG0[ch id], rd addr);

write_reg(reg_model.CMD_REG1[ch_id], wr_addr);

write_reg(reg_model.CMD_REG2[ch_id], size);

endtask

task config cmd(int ch id, bit[31:0] rd addr, bit[31:0] wr addr, int size, bit set int, bit last, bit[31:0] next addr); // contigure command registers





3. Comparative Demonstration







3. Comparative Demonstration – Test Plan Analysis ENDER



Table V ↔


Comparison of the effectiveness of Module_A in two scenarios: fully automated execution in MAVF versus test point generation through conversational interaction with LLM. Due to space limitations, only partial content is presented.


	MAVF 47	Chat $_{\circ}$
1 2 3 4 5 6 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22 22 23 24 25	MAVF & "TP": [*' {*' "tp_l1_name": "Address Width Conversion Function",*' "tp_l2": [*' {*' "tp_l3": [*' "Supports S_ADDR_W bit configuration",*' "tp_l3": [*' "supports M_ADDR_W bit configuration",*']*' },*' {*' "tp_l2_name": "Address Conversion Calculation Test",*' "tp_l3": [*' "When window matches, output address = {ext_addr, 20'd0} + axi_slave_addr - region_start_addr",*' "When no window matches, output address = {ext_addr, 20'd0} + axi_slave_addr - region_start_addr",*' "When no window matches, output address = {default_slave_address[M_ADDR_W-1:12], axi_slave_addr[11:0]]"*']*' },*' {*' "tp_l1_name": "Window Configuration Function",*' "tp_l2": [*' {*' "tp_l2_name": "Window Quantity Configuration	 space limitations, only partial content is presented. <i>v</i> Chat <i>v</i> 1 1. Address expansion functionality verification:<i>v</i> 2 (1) Verify that M7 (32-bit address bus) can correctly access N2 (48-bit address bus) address space through im_soc_remap.<i>v</i> 3 (2) Test address translation from 32-bit to 48-bit addresses.<i>v</i> 4 2. Window configuration verification:<i>v</i> 5 (1) Test different window quantity configurations (16, 32, 64). 6 (2) Verify start and end address configuration for each window. 7 (3) Test window enable/disable functionality (default disabled).<i>v</i> 8 (4) Verify 1MB minimum granularity for window addresses <i>v</i>
26 27 28	Test",+' "tp_13": [+' "Supports configuration of 1-64 windows",+' "Register writes beyond the configured window	
29 30 31 32	count are invalid and read as 0"+']+' },+' {+' "tp_l2_name": "Window Address Configuration Test",+'	
33 34	"tp_]3": [+' "Start address and end address minimum granularity is 1MB",+'	
35 36 37 38 39 40	"Addresses must be 8-byte aligned", }+ }+ }+ }+ }+	



accellera 3. Comparative Demonstration – Testbench Architecture











3. Comparative Demonstration – Sequence



class test_prog;

dma_env env; dma_config cfg; virtual axi_if axi_vif; virtual apb_if apb_vif;

function new(); env = new(); cfg = new(); end

task env_config(); ...
endtask

// 测试执行
task run();
basic_transfer_test();
mode_switch_test();
cmd_list_test();
error_handling_test();
endtask

task basic_transfer_test();
 dma_trans trans;

trans = new(); trans.channel = 0; trans.rd_addr = 32'h4000_0000; trans.wr_addr = 32'h5000_0000; trans.size = 256; trans.burst_size = 64;

env.start_transfer(trans);
wait(trans.done);
check_results(trans);
endtask
endclass

class dma_cmdlist_seq extends uvm_sequence #(axi_slave_transaction); `uvm_object_utils(dma_cmdlist_seq)

rand int channel = 0; bit[31:0] cmd_list[5];


function new(string name="dma_cmdlist_seq"); super.new(name); initialize_cmd_list(); endfunction

virtual task body(); setup_command_list(); start_dma_transfer(); wait_for_interrupt(); endtask

virtual task setup_command_list(); axi_slave_transaction tr; // Write command list to memory foreach(cmd_list[i]) begin tr = axi_slave_transaction::type_id::create("tr"); tr.addr = 'h3000_0000 + i*16; tr.data = cmd_list[i]; tr.burst = INCR; tr.len = 3; // 4x64bit words per command start_item(tr); finish_item(tr); end endtask

virtual task start_dma_transfer(); apb_master_seq_item tr; // Configure initial command pointer write_reg(channel, 'h0C, 'h3000_0000); // CMD_NEXT_ADDR write_reg(channel, 'h40, 1); // CH_ENABLE endtask function void initialize_cmd_list();

// Create scatter-gather command list cmd_list[0] = {'h4000_0000, 'h5000_0000, 256, 'h0}; // CMD0 cmd_list[1] = {'h4000_1000, 'h5000_8000, 256, 'h0}; // CMD1 cmd_list[2] = {'h4000_2000, 'h5001_5000, 256, 'h0}; // CMD2 cmd_list[3] = {'h4000_3000, 'h5001_7000, 256, 'h0}; // CMD3 cmd_list[4] = {'h4000_4000, 'h5002_5000, 256, 'h3}; // Last CMD endfunction







4. Evaluation







accellera 4. Evaluation : Evaluation Set



Name	Input token	Output token		
openai/4o-mini	\$0.15/M tokesn	\$0.6/M tokens		
anthropic/claude-3.5-sonnet	\$3/M tokens	\$15/M tokens		
deepseek/deepseek-r1	\$0.55/M tokens	\$2.19/M tokens		

 TABLE II

 The prices of different models used in the evaluation process

Module Name	Code Size (Lines)	Documentation (Words)	Functionality Description		
MODULE_A	1706	1500	Support address remapping for multiple address ranges.		
MODULE_B	4565	5500	Supports multi-channel DMA with Register and Command list modes		
MODULE_C	20495	21000	Supports protocol conversion and multi-Ring management		



 TABLE III

 Different DUTs (Devices Under Test) used in the evaluation process





Evaluation Objectives

- Ensure the correctness/completeness of documents and testbench implementation, with accuracy as the core metric
- Evaluation Methods
 - Compare against manual verification baseline


Accuracy Evaluation System


- Specification Analysis: Documentation information error rate (number of errors/total volume)
- Verification Planning: TP/TC decomposition error rate (proportion of missing/incorrect items)
- Test Platform: Specification error rate (number of words requiring modification/total generated volume)
- Code Generation: Code error rate (number of lines requiring modification/total generated lines)











sonnet3.5+MAVF represents tests using anthropic/claude-3.5-sonnet3.5
model with full MODULE_B design specifications as input, running
MAVF fully automatically without human intervention.
sonnet3.5+Chat represents tests using the same model in conversational

mode with full MODULE_B design specification documents as context prompts plus specific task requirements, without human intervention.




Figure 5. Evaluation Results of Three Different Models (Summary)

40-mini represents tests using openai/40-mini model.
r1 represents tests using deepseek/deepseek-r1 model.
Sonnet3.5 represents tests using anthropic/claude-3.5-sonnet3.5 model
All with full MODULE_B design specifications as input and fully automated
MAVF execution without human intervention.



4. Evaluation: Accuracy & Efficiency







Figure 7. Evaluation Results of Three Different Modules (Summary)

Results show tests using deepseek/deepseek-r1 model on MODULE_A, MODULE_B, and MODULE_C modules respectively, using their full design specifications with fully automated MAVF execution without human intervention.





Time Reduction Rate

Figure 8. Time reduction rate (Summary)

Time reduction rate shows the percentage of time saved through MAVF assistance ((human time - human&MAVF time)/human time ×100%)





model	MODULE_A		MODULE_B		MODULE_C				
	input	output	total	input	output	total	input	output	total
4o-mini	378k	23k	\$0.07	775k	23k	\$0.13	878k	47k	\$0.16
sonnet3.5	402k	33k	\$1.69	603k	50k	\$2.55	1204k	79k	\$4.79
r1	545k	49k	\$0.20	807k	76k	\$0. 3 0	1080k	111k	\$0.84

Table IV

"input" shows data volume sent to models as prompts. "output" shows information volume returned by models to MAVF. "total" shows the cost calculated based on current model prices for total tokens consumed.

This demonstrates that using MAVF to assist chip verification work **offers excellent cost-effectiveness**, achieving substantial benefits **with minimal resource investment**.







5. Discussion









Innovation Value

★ Framework: Multi-agent collaboration → Solving engineering implementation problems

★ Process: Workflow decomposition → Achieving efficient GenAl integration

★ Driving IC DV into a new "AI+" paradigm

Framework Effectiveness

- ✓ Performance significantly better than traditional dialogue methods
- ✓ Complex design scenarios require high-performance models +
 human intervention (50%+ efficiency improvement)
- Resource Efficiency

Resource costs account for <5% of efficiency gains
 Human input at key nodes can achieve improvements in both quality and efficiency

Current Challenges

Lack of standardized evaluation sets

Large differences in module functionality (need to establish classification optimization system)

Future Optimization Directions

Module feature classification: Establish template library for different designs

- Framework upgrade: Reliability/maintainability/human-computer interaction optimization
- Process optimization: Further optimize the granularity of decoupling verification process based on GenAI capabilities
- More comprehensive evaluation sets





Q&A

Liuwenbo_7@foxmail.com

