

Ensuring System-Level Coherency: A System-Level Framework for Verification and Measurement

Qingli He Staff Application Engineering



Cache Coherent SoC Design

Cascaded Coherent interconnects across multiple chips



Verification Challenges of Cache Coherent SoC



Scalability : Automated SoC Testbench Generation

Reduce Time-to-first-test from Weeks to Hours

 SoC environment generation reading the DUT topology

 Both passive & active RTL replacement





Predefined Scenarios for Coherency Verification

Non-snooping ReadNoSnp Connectivity sequences WriteNoSnp Multi chip Coherent Random Traffic Coherent ReadNotSharedDirty ReadShared Blocking Alternate Load & Stores ReadUnique ReadUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteUnique WriteEineUnique WriteEvict Evict Evict CleanShared CleanInvalid MakeInvalid Others DVM Barrier DVM Snoop During Memory Update DVM
WriteNoSnp Coherent ReadClean ReadNotSharedDirty Blocking Alternate Load & Stores ReadNotSharedDirty Blocking Alternate Load & Stores ReadUnique CleanUnique CleanUnique Multichip Concurrent transactions ReadOnce WriteUnique WriteLineUnique Unaligned Address WriteEvict Evict Evict Evict Cache Maintenance CleanShared Others DVM Barrier DVM Barrier DVM Barrier Dving Memory Update
Coherent ReadClean ReadNotSharedDirty ReadShared Blocking Alternate Load & Stores ReadUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteLineUnique Blocking Alternate Load & Stores Memory update WriteBack WriteClean WriteEvict Evict Unaligned Address Cache Maintenance CleanShared CleanInvalid MakeInvalid Evices Others DVM Barrier Snoop During Memory Update DVM
Conerent ReadClean ReadNotSharedDirty ReadShared ReadShared ReadUnique ReadUnique CleanUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteUnique WriteLineUnique WriteClean WriteClean WriteEvict Evict Evict Evict Cache Maintenance CleanShared Others DVM Barrier Snoop During Memory Update
ReadNotSharedDirty ReadShared ReadShared ReadUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteLineUnique WriteClean WriteCl
ReadUnique ReadUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteLineUnique WriteBack WriteClean WakeInvalid WakeInvalid DVM Barrier Snoop During Memory Update
ReadUnique CleanUnique MakeUnique ReadOnce WriteUnique WriteLineUnique WriteElack WriteClean WriteEvict Evict Cache Maintenance CleanShared CleanInvalid MakeInvalid DVM Barrier Snoop During Memory Update
CleanUnique MakeUnique ReadOnce WriteUnique WriteLineUnique WriteEack WriteClean WriteEvict Evict Cache Maintenance CleanInvalid MakeInvalid DVM Barrier Snoop During Memory Update
MakeOnique ReadOnce WriteUnique WriteLineUnique WriteEack WriteClean WriteEvict Evict Evict CleanShared CleanInvalid MakeInvalid MakeInvalid DVM Barrier Snoop During Memory Update
Nemory update WriteUnique WriteEack WriteEvict Evict Cache Maintenance CleanShared CleanInvalid MakeInvalid DVM Barrier Snoop During Memory Update
WriteUnique WriteLineUnique Memory update WriteBack WriteEvict Evict Evict Cache Maintenance CleanShared CleanInvalid MakeInvalid Barrier Snoop During Memory Update
Memory update WriteBack WriteEvict Port Config Evict Port Config Cache Maintenance CleanShared Others DVM Barrier Snoop During Memory Update
Memory update WriteBack WriteClean WriteEvict Evict Ceche Maintenance CleanShared CleanInvalid MakeInvalid Strier DVM Barrier Snoop During Memory Update DVM
WriteDuck WriteDuck WriteClean WriteEvict Evict Evict Cache Maintenance CleanShared CleanInvalid MakeInvalid MakeInvalid System Barrier Snoop During Memory Update
Others DVM DVM Barrier Snoop During Memory Update
Evict Sequences System Cache Maintenance CleanShared CleanInvalid MakeInvalid MakeInvalid System Others DVM Sequencer Barrier Snoop During Memory Update
Cache Maintenance CleanShared CleanInvalid MakeInvalid DVM Barrier Snoop During Memory Update
Cache Maintenance CleanShared CleanInvalid MakeInvalid Others DVM Barrier Snoop During Memory Update
CleanInvalid MakeInvalid Others DVM Barrier Snoop During Memory Update
MakeInvalid Others DVM Barrier Snoop During Memory Update
Others DVM Barrier Snoop During Memory Update Snoop During Memory Update
Others DVM Barrier Snoop During Memory Update
Barrier Snoop During Memory Update
Snoop During Memory Update
Overlapping Address
Exclusive Reads
Exclusive Writes

Cache Coherency across Interconnects

Performing coherent operation in shareable location



System Checks for Coherency

Maintain coherency across caches

Coherency across master cache between chips

Issuing Snoop transactions

Sequencing transactions

Data integrity between snoop and coherent transactions

Coherency across master cache and Interconnect cache



Single Chip -CHI System Monitor

Perform Check across CMN600/650/700



Single Chip CHI System Monitor

- Performs system checks across interconnect ports
- Main categories of System Level checks:
 - Correctness of mapping between coherent transaction and snoop transactions
 - Correctness of sequencing between coherent and snoop transactions
 - Correctness of response to coherent transactions based on response to snoop transactions
 - Data integrity between coherent transactions and snoop transactions
 - Coherency between master caches
 - Data integrity across transaction data
 - Slave Routing Check

System Coherency Challenge across Chips

Cascaded Coherent interconnects across multiple chips



Multi-Chip Coherent System Monitor

Performs System Level checks across interconnect ports



Multi Chip CHI System Monitor

- Performs system checks across interconnects
- Main categories of System Level checks:
 - Correctness of mapping between coherent transaction and snoop transactions
 - Correctness of sequencing between coherent and snoop transactions
 - Correctness of response to coherent transactions based on response to snoop transactions
 - Data integrity between coherent transactions and snoop transactions
 - Coherency between master caches
 - Data integrity across transaction data
 - Slave Routing Check

Coverage Closure across the System

Protocol Specification to Verification Plan Closure



🗠 🕼 uvm_test_top.env.amba_system_env_0.chi_system[0]_trans_chi_e_num_outstanding_xacts_from_diff_src_id_wrt_src_id_of_current_txn_which_received_dbidrespord	0.00%	
utstanding_xacts_from_diff_src_wrt_current_txn_which_received_dbidrespord	100.00%	
- 🚾 svt_amba_uvm_pkg::svt_chi_system_monitor_issue_e_def_cov_callback::trans_chi_e_snp_xacts_to_other_rn_with_mismatch_ns_bit_when_rn_xact_received_dbidrespord_resp	0.00%	
- 🚾 svt_amba_uvm_pkg::svt_chi_system_monitor_issue_e_def_cov_callback::trans_chi_rn_f_ports_chi_rn_f_ports_concurrent_non_overlapping_chi_e_rn_f_xacts_with_chi_rn_f_xacts	97.02%	97.
- 💪 svt_amba_uvm_pkg::svt_chi_system_monitor_issue_e_def_cov_callback::trans_chi_rn_f_ports_chi_rn_f_ports_concurrent_overlapping_chi_e_rn_f_xacts_with_chi_rn_f_atomic_xacts	98.61%	98.
- 💪 svt_amba_uvm_pkg::svt_chi_system_monitor_issue_e_def_cov_callback::trans_chi_rn_f_ports_chi_rn_f_ports_concurrent_overlapping_chi_e_rn_f_xacts_with_chi_rn_f_xacts	93.45%	93.4
Cosut amha uum nkousut chi sustem monitor issue e def cou callhactutrans chi rn f norts chi rn i norts concurrent non overlanning chi e rn f varts with chi e rn i varts	56 25%	56

Verification plan mapped to Functional Requirements

- Mapped to specification sections
- Targeted Application sub-plans
- Back annotate coverage data to show progress
- Identify Coverage holes

Configuration aware Functional coverage model

- Scenario coverages for connectivity
- Application specific scenario coverage
- Predefined transaction coverage

Quickly Identify the Source of Bugs

Verdi Protocol Analyzer and Memory Protocol Analyzer



Smart Debug using Protocol Analyzer



Complete Performance Verification

Using ARM Adaptive Traffic Profile



User provides test profile

 Defines test grouping, sequencers, traffic profiles & resources

VC VIP AutoPerformance generates AMBA traffic to match profile

AMBA VIP built-in traffic rate adapter & arbiter drive profile on DUT

User analyzes performance simulation results with Verdi Performance Analyzer

Defining a Performance Test

VC VIP AutoPerformance





Traffic Profile Performance Test

cache_type range indicates device type transactions

```
<?xml version="1.0" encoding="utf-8"?>
<traffic profile
xmlns="http://www.synopsys.com/vc speedtest axi traffic profile">
<master>
    <axi
     total num bytes="4096"
                                                       Initiates device memory
     xact size = "64"
     xact action = "LOAD"
                                                       WRITE transactions to
     xact gen type = "FIXED"
                                                       sequential address from
      xact type = "READNOSNOOP"
     cache gen type = "RANDOM"
                                                           32'h4000 0000
     cache type min = "4'b0000"
     cache type max = "4'b0001"
     prot gen type = "FIXED"
     prot type fixed = "SECURE"
     addr gen type = "SEQUENTIAL"
     base addr = "'h4000 0000"
     addr xrange = "'h4002 0000"
     addr twodim stride = "'h400C 0000"
                                                   addr twodim stride is not
     id gen type = "FIXED"
                                                        applicable since
     />
                                                  addr gen type is sequential
  </master>
                                                     user could also opt not to
</traffic profile>
                                                         specify it at all
```

Test Profile CHI & AXI Control



Write Latency Observed at a Slave

This port of the Interconnect is connected to the Memory Controller



Analyze & Debug Performance Violations

Verdi Performance Analyzer for latency, bandwidth & throughput violations



Pre-defined metrics

• Latencies, bandwidths, counts, etc.

Supports user-defined metrics

Based on SQL query statements

Apply constraints to detect violations

GUI charts to visualize distributions & violations

Trace violations to the related transactions

Export performance reports and charts

Batch mode support to regress multiple tests