



DESIGN AND VERIFICATION ™ CONFERENCE AND EXHIBITION


Shanghai | September 20, 2023

Debug Automation with Al


Yuesen Lu, Jinnan Huang Verdi R&D, Synopsys Shanghai

Motivation and Debug Flow

Regression Debug Automation Motivation



Regression Debug Flow with ML




Regression Binning

Regression Binning with ML

Perform failure clustering based on the similarity of simulation logs

Regression Binning Engine




Useful Regression Binning Features

- Predefined Errors
 - UVM Errors, OVM Errors, SVA Failures, etc.
- User Defined Errors
 - Control the Message Chosen Mechanism
 - Filter Rules
 - Waive Rules
 - Rule Priority
 - Adjust the Binning Result
 - Replace Rule
- Multiple-Error Binning


Bug Prediction


Probe Engine

- Some debug engines need a reference design snapshot
- We need a probe engine to find the target/reference design



Traditional Probe without Bug Prediction






Bug Prediction for Smart Probe

• Prioritize the probe efforts to high-risk changelists

<pre><rcasmv:1> rda_report.json (on odclegad)</rcasmv:1></pre>	cy0136) 💿 🔊 🛞	Probe Summary Details (on odclegacy0136)
<u>File View Tools Window H</u> elp	R Menu	,, _,
😑 🔤 层 🕼 省 🕲 🖉 💠 🕅 🖉 Total 2 Fa	iled Bucket(s), 2 Failed Case(s)	[Probe] Info. time_out_in_minutes : 1430 [Probe] Info. ####################################
Bucket	Action	[Probe] Info. Failed tests to be probed : build/eth_test
🖨 Summary		Probe] Info. Failed tests to be probed : build/uart_test [Probe] Info. Get all changeLists from 2023/01/15:10:22:47 to 2023/01/16:10:22:47
pass (0)		[Probe] Info. p4 -p localhost:6487 -c labRDA_tsyang_eb3be2f21667460ccc492028125c886e changes -s submitted @2023/01/15:10:22:47,2023/01/16:10:22:47
⊕ uvm_error:fail (2)		6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
😑 Bucketl (1 Fail)		22 23 24 25 26 27
🖻 /remote/vgrnd10/tsyang/test/lab-RDA_SmartProbe_eman_byLien/03_add_test_run_dir/work/rca.work/ 🔹 🏑		[Probe] Info. eman -regr_config /remote/vgrnd10/tsyang/test/lab- Invoke Probe Summary man_byLien/03_add_test_run_dir/work/eman_out/probe_work_dir_2023-03-07_fff980e03c/probe.emc -local_host -no_debug_rerun -disable_end
Original Case:/remote/vgrnd10/tsyang/test/lab-RDA_SmartProbe_eman_byLien/03_add_test_run_d 🛐		[Probe] Info. ChangeList 6 has risk: 0.330000 [Probe] Info. ChangeList 7 has risk: 0.480000 [Probe] Info. ChangeList 8 has risk: 0.540000 [Probe] Info. ChangeList 9 has risk: 0.360000
Error Message:UVM_ERROR ./Design/design/Testbench/src/minsoc_tb/ethemet/eth_driver.sv(72) @ 4000740: uvm_test_top.env.eth_i_agent.drv [eth_driver] Wrong preamble data to drive.		
Remaining Cases		
🖻 - Bucket2 (1 Fail) 🖉 📰 🔛 💋 🕫		
🔄 /remote/vgrnd10/tsyang/test/lab-RDA_SmartProbe_eman_byLien/03_add_test_run_dir/work/rca.work/ 🔹		
- Original Case:/remote/vgrnd10/tsyang/test/lab-RDA_SmartProbe_eman_byLien/03_add_test_ryn_d 🔹		
Error Message:UVM_ERROR ./Design/design/Testbench/src/minsoc_tb/minsoc_scoreboard.sr(405) @ 4361860: uvm_test_top.env.sb [uart_scoreboard] DCE_TX_DCE_RX_COMP : Trans Data Mizmatch between dce_tx value is 10100101 and dce_rx value is 1011001		
Remaining Cases		[Probe] Info. ChangeList 18 has risk: 0.230000
		[Probe] Info. ChangeList 19 has risk: 0.460000 [Probe] Info. ChangeList 20 has risk: 0.010000
For t Probe Summary Details (on odcl	egacy0136) 🛞	[Probe] Info. ChangeList 21 has risk: 0.020000 [Probe] Info. ChangeList 22 has risk: 0.120000
****		[Probe] Info. ChangeList 23 has risk: 0.360000 [Probe] Info. ChangeList 24 has risk: 0.440000
logDir = Probe Summaryst		t. [Probe] Info. ChangeList 25 has risk: 0.150000
Remark bucket1 test passed in changelist 12 but fa	illed in changelist 13	[Probe] Info. ChangeList 26 has risk: 0.290000
Target Changelist 13		[Probe] Info. ChangeList 27 has risk: 0.370000 [Probe] Status. ######################### Start Probing ####################################
Reference Changelist 12		[Probe] Info. p4 -p localhost:6487 -c labRDA_tsyang_eb3be2f21667460ccc492028125c886e sync @10
	Open Probe Log OK	ОК


Bug Prediction for Risk Assessment

 Help the users assess high-risk changelists without running probe



Message Analysis

15



Message Analysis – Example

TBAR INFO: Started analyzing debug message(s) from simulation log file {/remote/vgsource12/ikshvaku/TD.VERDI_REG/unit_VERDI/unittest/evProds/tbAutoRCA/testData/swayCases/TB_ERRROR/out_230/examples/simv.log} TBAR INFO: Simulation log file contains ERRORS(14) debug messages.

TBAR INFO: Analyzing the first ERROR log message.

TBAR INFO: Analyzing the below log message.

{UVM_ERROR ubus example master seq lib.sv(206) @ 80: uvm test top.ubus example tb0.ubus0.masters[1].sequencer@@loop_read_modify_write_seq.rmw_seq [read_modify_write_seq]

loop_read_modify_write_seq.rmw_seq Read Modify Write Read error!}

TBAR_INFO: Completed analyzing debug message(s) from simulation log file.

TBAR_INFO: Matching attribute/values are listed below.

TBAR_INF0: {addr:020a}, {data[0]:e9}

TBAR_INFO: Matching transactions after analyzing actual, next and previous messages are listed below

TBAR_INFO: Stream: {\$trans_root/uvm_test_top/ubus_example_tb0/ubus0/masters[1]/driver/seq_item_port} Matching transactions: {2}

TBAR INFO: Stream: {\$trans root/uvm test top/ubus example tb0/ubus0/masters[1]/sequencer} Matching transactions: {1}

TBAR_INFO: Total matching transactions {3}


TBAR_INFO: Matching virtual interface paths are listed below

TBAR INFO: /ubus_tb_top/vif Signals: {sig_read,sig_write,sig_addr}

TBAR_INFO: Top ranked transaction details are listed below


TBAR INFO: Transaction {get next item(req)[80-80]} Stream {\$trans root/uvm test top/ubus example tb0/ubus0/masters[1]/driver/seq item port} Component type {uvm driver} Port type {uvm seq_item_pull_port} TBAR INFO: Connected to {uvm test top.ubus example tb0.ubus0.masters[1].sequencer.seq item export} Component type {uvm sequencer} Port type {uvm seq item pull_imp}

TBAR INFO: Please run the {/slowfs/ygvips19/praadt//verdilog/tbAutoRCA/reports//simvErorAnalysislog/run verdi} scipt to view the simv log file analysis results in Verdi.



Summary

- Manual regression debug is tedious, but we can automate it with AI and advanced RCA technologies
- Regression binning classifies many failed tests into a few bins of different errors
- Bug prediction reduces the time on locating target/reference snapshots for debug engines
- Message analysis identifies transactions that are related to the error message



Questions

20