

Acceleration Startup Design & Verification

Tim Sun, Barry Yin, Haifeng Jiang

Agenda



- Enable SW-Driven Verification
- Accelerate Signoff with JasperGold RTL Designer Apps
- Speed Up Verification with Common Methodology For Emulation And Prototyping
- Accelerate SoC Performance Testing with System VIP





cādence®

Enable SW-Driven Verification



Software cost is key challenge!





Source: IBS, July 2019

A Lot of Design Details Must Converge Successfully





Software Hardware



Hardware/Software Co-Verification During SoC Design





Virtual and Hybrid Platform Crucial for Software Speed







SW stack

Virtual Models RTL Models

IP and SoC Hybrid Examples





Linux >1B instructions 2 min with virtualization 45 min in RTL

Android >20B instructions ~45 min with virtualization Hours in RTL Windows > 50B instructions ~80 min with virtualization Days in RTL

PreSilicon Software Validation Focus



- Fastest software execution across engines
 - Leveraging abstraction and connecting fastest engines
- Native software debug and configuration across engines and abstractions
 - Assembly and configuration for virtual and hybrid
 - Native SW debug across abstractions and run time engines
- Open platforms and models
 - Virtual Models based on standard SystemC TLM2
 - Run time / control framework natively integrated with a heterogenous model ecosystem
 - Tightly integrated with Cadence platforms Palladium, Protium and Xcelium.

Leveraging Abstraction for Performance

- Virtualization (Models)
 - CPU and Interrupt Controller selection is key
 - Leverages TLM2 Direct Memory Interface (DMI)
 - Virtualize High Activity Peripherals
 - Timers, UARTs, Interrupt Controllers, ...
- Virtual Reference Platform
 - Reference Platform running required software
 - Platform completeness depends on requirements
 - Start from required software and work back
 - Android -> which cpu -> which interrupt controller
 - Existing reference platforms
 - Android 9 and 10, Linux Multi-core, ...
- Hybrid
 - Connecting Virtual Platform to RTL (Palladium/Protium)
 - Which interconnect, smart memory, ...





Virtual Platform Debug SystemC/TLM Aware Debug





Unified Hardware / Embedded Software Debugging Fully Transparent and Integrated Across Both Domains



Combined Software / Hardware Debug View



Software Debug View Hardware Debug View



- Set break points in either hardware or software
- Single step in hardware or software
- Debug individual cores in multi-core system
- View register and memory views for each core

RAMP UP OF OUR RBS 6000 > The multi-standard radio base station can run 2G/GSM. 3G/WCDMA and 4G/LTE NOP Bare Metal Software > Takes up 25% less space and reduces power consumption by up to 65% compared to previous-generation RBSs TOOLS IN THE HELIOS PLATFORM DEMO > 4G/LTE marketshare in 2010 over 50%* Embedded Software Debugge acted to .demo.h1 dsp.dbg-pc Source: Ericsson Q1 2011 Report VSP SIMULATION IN GUI MODE TLM Tracing & Displ

Ericsson RBS 6000 Basestation

- Ericsson Helios Virtual Platform
 - Enables software developers to immediately begin SW development
 - High performance abstract TLM models available months before RTL

Ericsson use of Cadence Virtual System Plater Plater CadenceLIVE & DVCon

DEMO SETUP ON THE HELIOS VSP PLATFORM

SHANGHAI | MAY 26, 2021





1

Intel Mobileye – Early SW development





Challenges in Pre-Silicon SW validation

- Software validation has a big impact on "time to market" of automotive products
- Pre-Si SW validation in HW/SW co-sim ensures a high SW quality on silicon arrival
- Requirements to shorten the SW turnaround time on Si:
 - Fast bring-up / High execution frequency / Quick turnaround time / Accuracy / Debug
- What is the best Pre-Si platform for fast SW convergence?
- What is the right methodology for the job?

Platform	Benefit	Limitation
Virtual Simulator	Early, fast, high debug	Timing accuracy, not all IP available/effort porting IP to TLM models no co-verification of SOC – RTL/SI
RTL Simulator	Accurate, high debug	Extremely slow, impossible for complex software runs
RTL Emulator	Accurate, high debug	x1000 faster than RTL but still not enough for SW convergence



Hybrid advantages from the SW programmer's point of view

- vs. Pure Emulation
 - Dramatically reduced boot time
 - Interactive mode of operation, control OS (Linux) via console
- vs. Pure Simulator
 - Much more precise model
 - No need to develop any model for peripherals
- vs. Silicon

MOBIL EVE

Our Vision Your Safety

- Schedule "Shift-Left": SW enablement before Silicon arrival
- Enable error injection to test software bad path scenarios
- Convenient waveform debug of HW signals/register values (key to debug HW/SW issues)

intel and the intel logo are trademarks of intel Corporation or its subsidiaries in the U.S. and/or other countries.

311

TOBILEYE

Results

- Full Linux OS boot in 32 seconds instead of 2-3 hours on non-hybrid emulation
- High level of software validation and readiness even before Si arrival
- Validate complex software and complex scenarios
- Validate SW drivers for peripherals in OS context: OSPI, eMMC and PCIe on RTL
- Shorten SW bring up time for Si
- User friendly environment for both HW and SW debug
- Same SW image used as for pure emulation
- Quick retest of new SW image

Gate count of hybrid design is 37% lower



Commitment to Software-Driven Verification



IP Hybrid • Pre-SoC IP / Driver Validation & Optimization • RTL - Palladium or Protum Software Tests OS IP Driver ↓ Pre-Tapeout Hardware/Software Validation Software Tests OS SoC Drivers ↓ CPU Sub-system ↓ CPU Sub-system ↓ Software Tests ↓ Software

Shift Left

Design

Enable early SW development and validation

SW stack

All Virtual

Pre-RTL SW Development

- Based on SystemC models or CPU fast models
- When only some key IP(s) ready
- Native software debug and configuration across engines and abstractions
 - Assembly and configuration for virtual and hybrid
 - Native SW debug across abstractions and run time engines

- Open platforms and models
 - Virtual Models based on standard SystemC TLM2
 - Run time / control framework natively integrated with a heterogenous model ecosystem
- Tightly integrated with Cadence platforms Palladium, Protium and Xcelium.
- Fastest software execution across engines





Accelerate Signoff with JasperGold RTL Designer Apps



Need for Early Design Checking



Effort and cost to fix a bug increases significantly further into the development cycle



RTL Signoff by Designers: Big Picture



solution for

- Typical RTL signoff includes
 - Signoff the RTL against a comprehensive set of structural lint/DFT/CDC/RDC checks
 - All checks are 'automatic' and user provides RTL + constraints (for DFT and CDC (DDC) AUTOMATIC STRUCTURAL CHECKS
- For comprehensive signoff, augment with automatic functional checks
 - High-value code reachability and function
 - Functional CDC/RDC checks

AUTOMATIC FUNCTIONAL CHECKS

AUTOMATIC

FUNCTIONAL CHECKS

 JasperGold® platform uniquely positioned to AUTOMATIC +
 STRUCTURAL CHECKS

Auto-Formal Checks: FSM Reachability/Deadlock Example

- Structural LINT cannot catch such issues
- These issues are high value to caught at RTL stage and can be automatically checked using auto-formal checks

```
always comb begin
   parse_st_nx = parse_st;
   if (eng valid) begin
     case (parse st nx)
       IDLE: begin
         if (eng sop) parse_st_nx = CHECKSUM;
                                                                                   IDLE
       end
       HEADER: begin
         if (word_cnt == cfg_header_length) parse_st_nx = D.
         else parse_st_nx = HEADER;
       end
                                                                                           HEADER
       DATA: begin
         if (eng sop) parse st nx = HEADER;
       end
        CHECKSUM: begin
         if (eng_sop_id) parse_st_nx = IDLE;
         else parse_st_nx = CHECKS
                                           Once FSIVI enters
       end
                                           CHECKSUM and
     endcase
                                       enq sop id never goes
   end else begin
                                                                                          CHECKSUM
      parse st nx = IDLE;
                                       high, CHECKSUM will be
   end
                                              deadlocked
 end
  always @(posedge clk header or negedge rstn) begin
   if (!rstn) begin
     header valid <= 1'b0;
   end else begin
     header valid 🛥 eng valid && (parse st nx == HEADER);
     header data 🖛 eng data;
   end
 end
```

```
always @(posedge clk_payload or negedge rstn) begin
    if (!rstn) begin
    payload_valid <= 1'b0;
    end else begin</pre>
```

SYSTEMS INITIATIVE

2021

DESIGN AND VERIFICATION

CONFERENCE AND EXHIBITION

CHINA

SHANGHAL MAY 26, 2021

Domain-Crossing Verification – Gaps in Conventional Flow





- 1. Correctness of analysis constraints
 - User-specified constraints are considered aolden
 - Reuse of constraints a big source of bugs
 - Are my constraints correct?
- 2. Validity of waivers
 - Assumptions made about design functionality
 - Reviewed based on waiver comments
 - Are the underlying assumptions for my waivers valid?
- 3. Metastability-aware verification
 - How do I guarantee that my design is immune to metastability effects?
 - Is my functional verification environment metastability aware?
 - · Generally modeled with randomized

Validity of Waivers





- RDC violation: Destination flop (Q2) may go metastable if source reset (RST1) is asserted while destination reset (RST2) is de-asserted
- Considered safe if reset isolation logic is present
- Assumption: The RDC path (D2→Q2) cannot be sensitized when reset isolation is active
- Is this assumption valid?
 Missing verification linkage to validate waiver related assumptions

JasperGold Superlint App



Enabled by true formal technology

Digine ready Thei ready



waiver handling based on best-in-class formal analysis



Persistent Waivers





Observability-Enabled Debug



- Debugging auto-formal violations show where the violation propagates
 - Boundary signals are added to the debug window
 - The propagation cycle is highlighted hints the user to perform "why"





The only CDC solution with industry-leading formal technology for functional checks, asynchronous verification, and waiver handling

True CDC/RDC Signoff Flow with JasperGold CDC App





CDC Configuration and Structural Analysis





- CDC configuration
 - Specify clock properties and relationships (using SDC or native commands)
 - Specify correct reset types (async/synchronized/synchronous) and reset pricity Garbage In = Garbage Out
 - Declare signal configurations (constant/static/mutex/gray-code) with conditions
- Comprehensive structural analysis
 - Clock and reset tree checks
 - CDC synchronization checks
 - Convergence/glitch checks
 - Reset, RDC checks
 - Waivers added while dispositioning structural violations

Signal configuration correctness and waiver-related functional assumptions should be

verified



Wrong Waivers = Masking Is

Functional CDC Analysis



RST2

CLK2

Q2

D2



Signal configuration validation

- Auto-generated assertions for verification
- Proven in formal verification environment

Verify pseudo nature of constraints

- Specify triggering event for signal to be constant/static
- Example:
 - Data on CLK1 domain can change only when destination is in reset (RST2 is asserted)
 - check_cdc -signal_config -add_static D2 -condition RST2
- Additional verification to ensure pseudo-static property

Export and run signal configuration checks in simulation

Verification of analysis constraint correctness leads to greater confidence!



RST1

CLK1

Functional CDC Analysis (cont)





- Waiver condition validation
 - Validation of functional assumptions used in dispositioning structural violations
 - Auto-waiver flow
 - Tool automatically detect conditions for dispositioning structural violations
 - Violations are waived if the condition is proven
 - Example: Gray encoded buses, unsynchronized paths but are metastability safe
 - Conditional waiver flow
 - User provides SVA expression for waiver condition

% check_cdc -waiver -prove

Verification reduces noise and avoids errors in manual dispositioning of violations





- Pre-requisite: Formal Property Verification (FPV) environment
 - Passing functional assertions
- Push button flow with customized debug in visualize
 - Inject metastability in user properties
 - Verify user-defined properties in presence of metastability
- Metastability awareness in protocol checks

MSI Flow in Simulation



- Pre-requisite: Simulation environment with passing test cases
- Simple, easy to use, no instantiation flow in simulation
 - Timing violation monitors and injection modules exported from JasperGold® platform
 - Injection models can mimic both setup and hold violations
 - Not dependent on synchronizer types all CDC crossings covered
 - Configurable setup, hold time windows for individual clocks
- Random/Always/No Injection modes

Conclusion



- JasperGold[®] Superlint App is industry-leading solution for RTL signoff by designers
 - ✓Comprehensive structural LINT and DFT checks
 - ✓ High-value auto-formal checks
 - Easy setup and feature-rich analysis and debug environment
 - Designed to be low-noise, high-productivity application
- JasperGold[®] CDC App is a holistic CDC/RDC verification solution
 - ✓Comprehensive structural checks
 - ✓ Functional CDC/RDC verification
 - Constraint validation
 - Waiver validation
 - CDC protocol verification
 - Metastability-aware verification





Speed Up Verification with A Common Methodology For Emulation And list the Alfrototypingtions here



System & Chip design trend 2021 - 2025

Time-to-market

- Development cost reduction
- Multi-core design and verification complexity
- Integration of new designs and derivatives
- Software stack development
- Hardware-software convergence
- More than 80% re-use
- More than 60% of effort in software





Emulation & prototyping accelerate time to product (revenue)



SYSTEMS INITIATIVE

- Early, embedded software & firmware development
- Initial systems and/or proof of concept
- Pre-silicon chip (ASIC) verification





The Right Tool, for the Right Job, at the Right Time!





Pre-Silicon



Palladium Z1 to Protium X1 benefits





Unified Flow

- Reuse of the existing Palladium
 environment
 (clocks, memory models, scripts, AVIPs, SB/EDK, etc.)
- Congruency between emulation and prototyping
- Going back to emulation for detailed debug

Palladium Z1 Emulation Drivers

Multi-Project Use – Emulation Farms

Multi-Use-Model Versatility



Palladium Z1 key characteristics

Scalable datacenter-class emulation system

- IP to full SoC emulation: 4 to 576 million per rack
- Scales up to 9.2BG with up to 2,304 parallel jobs
- Rack-based form factor: setup in existing data center
- Built-in redundancy for reliability

Virtualization

- Virtual target relocation
- Advanced job reshaping
- Emulation Development Kits (EDK)
- Virtual Emulation and Virtual Debug





Palladium Use Modes

2021 DESIGN AND VERIFICATION accelle SYSTEMS INITIATIVE



Palladium Debug Unparalleled levels of productivity and at speed



FullVision View any design signal at full speed. Debug design

Dynamic Probe Capture select signals with large traces (up to 80M samples).

Control

Determine **when** to

- Capture signals
- Stop emulator
- Log messages

Visibility

Determine whatSignals to captureDebug technology

to apply

InfiniTrace Capture extremely long trace depth for post-analysis replay, move forward & backward to debug any time window of interest

Offline Debug Offline concurrent debugging on workstation. Free up Palladium resource for other jobs, jump to any time window using a specific trigger

Waveform streaming Continuously view small number of signals at full rate

Save/Restore Re-start emulation run from a previous state. Save time by restoring, avoid repetitive initializations or sequences

Hot-swap Swap state of design back to simulator for interactive debugging to free up Palladium resources for non-interactive jobs

Combine control & visibility

- Triggering waveform capture
- Full Vision & Waveform streaming
- Compiled Monitors with dynamic technologies (DRTL and SDL)

Force Change design function during runtime. Set system conditions to analyze design behavior under un-modeled corner cases

SDL/DRTL Specify multi-level complex trigger conditions. Use design events to detect scenarios,

Palladium coverage support



Palladium supports assertions, code and functional coverage

- Scored in hardware & viewed in software
- Supports acceleration & in-circuit emulation



Protium X1 Enterprise Prototyping System





Performance

- Enabling early firmware and software development, automated bring-up
- Up to 50MHz for single FPGA; up to 5MHz on billion gate designs
- Capacity
 - Advanced blade architecture scales to billions of gates
 - Ideal for AI, ML, 5G, mobile, and graphics applications
- Fast Bring-up
 - Unified Palladium® Z1 / Protium™ X1 compile ensures DUT congruency
 - Enables transition from emulation to prototyping in days
- Multi-user
 - Single-FPGA granularity assures high utilization and efficiency
 - Ideal for storage, automotive, image, consumer and medical applications

Technology Details – Faster Prototype Bring-up





- Unified compile
 - With Palladium® Z1, Protium™ S1
 - Bring-up in days or weeks (vs. months)
 - Re-use of existing environments
 - Easy transition from emulation to prototyping
- Enhanced memory modeling
 - Map virtually any design memory
 - New: LPDDR5, UFS 3.0 and HBM
 - Future protocols can be added quickly
- SpeedBridge® Adapters
 - Connect to peripherals quickly
 - Without manual rate-adaption

Technology Details – Advanced Debug Capabilities





- Hardware debug: bring-up design quickly, validate functionality
 - Force and release: for initialization and "what-if" analysis
 - Data capture card (DCC): 1000's of signals, millions of cycles
 - Prototyping Full Visibility: observe any signal at any time
- Software debug: early firmware and software development
 - Memory (backdoor) upload and download
 - Clock control to stop and resume the hardware at any time
- Standard interfaces to industry-leading debuggers and software environments - use familiar tools
 - Joint Test Action Group (JTAG) and Universal Asynchronous Receiver/Transmitter (UART) interfaces
- Transaction interface
 - Directly connect to software models and virtual environments





Technology Details – Multi-user Functiona



- Prototyping of smaller IP or subsystems
- Flexible multi-user capability for up to 6 concurrent users per blade
 - Any single-FPGA granularity combination is possible no restrictions
 - "Cloning" of design is supported (same design in multiple FPGAs) without recompile
- Enables optimal utilization for IP, IoT, storage, automotive, image, consumer and medical designs





- Shared solutions and peripherals
- EDKs and SpeedBridge Adapters
 - Physical connection to real-world interfaces
- Virtual Solutions
 - VirtualBridge, AVIP, Hybrid, Virtual Debug
 - InfiniBand-based link to virtual interfaces
- Memory Model Portfolio (MMP)
 - For all on-chip and off-chip memories
- Job Scheduler and vManager
 - Manages workloads across Z1/X1 platforms
- Palladium only
 - Dynamic Power Analysis with Joules
 - Code and functional coverage
- Protium only: native interfaces
 - Highest throughput
 - "breaks" congruency

A Common Methodology Makes Life Easier



Unified Flow

- Reuse of the existing Palladium environment (clocks, memory models, scripts, AVIPs, SB/EDK, etc.)
- Congruency between emulation and prototyping
- Going back to emulation for detailed debug





Common Compile Front-end

- No learning of new tools and flows
- Identical language coverage
- New capabilities and fixes available on both platform simultaneously





Accelerate SoC Performance Testing with System VIP



Why Is SoC Performance Testing a Growing Challe



Number and variety of processing engines is growing to address More than Moore



SoC Infrastructure has become a mass of coherent and noncoherent interconnects stitched together with clock and domain bridges to support multiple power domains.

To maintain growing demands for SoC performance the number of cache hierarchies is growing with each generation. Combined with high-speed coherent I/O creating complex scenarios and measuring results is tough

To keep pace with system throughput demands, DDR subsystems are becoming more complex, multiple controllers allied to complex hashing in the controllers and interconnects to ensure balanced DDR loading



A Systematic Approach to Ensuring SoC Performance and exhibition



Simulation



Step 1 -	- Characterization Path-by-path maxBandwidth, minLatency analysis Sweep Outstanding Transactions to find sweet spot
Step 2 -	- Synthetic Workloads Traffic Generators for non-coherent scenarios Basic Coherency Tests – cache hit rate sweeps Advanced Coherency Tests – complex multi master scenarios
Step 3 - •	 Sign-off Define sign-off performance scenarios Create sign-off checks Self-checking scenarios Post-processing performance checks





What Does an Automated SoC Performance Flow Look Like?

2021 DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION CHINA SHANGHAI | MAY 26, 2021

SoC



Flow



Palladium[®]

AVIP + MMP

A

Database

SPA Server

- 4. Analyze and Debug
 - SPA Performance Analysis
 - SVD Correlation

What Does an Automated SoC Performance Flow Look Like?

Scenario creation







Drag and drop "Actions" from the gallery which shows libraries and user code :-Increment Bandwidth from 100MBs to 400MBs

Fields can have fixed values or in this case in a repeat loop to create 4 sequential ATP Actions

ATP FIFO Configuration models bursty IP behaviour

Fields with a "?" indicate that the Solver will generate a random value unless the user overrides with a contrained value.

400MBs is the max possible on this interface, therefore there is some minor throttling going on

FIFO creates the initial "burst" of transactions which has a bigger effect at lower bandwidths

What Does an Automated SoC Performance Flow Look CONFERENCE AND EXHIBITION **DDR** analysis CHINA SHANGHAI | MAY 26, 2021

cadence The DDR analysis tools help SpaUser Runs Selection Ddr_efficiency_rwrati... × identify potential areas of Overview Activate and Refresh concern for DDR performance Memory Memory Access per Page Activation Min: Rank0 - 0 Rank1 - 0 Max: Rank0 - 18 Rank1 - 27 Address Distribution Per Banks Distribution Bandwidth Utilization Activate and Refresh Write to Mask Write 27 Read/Writes per Ar On Chip Bus Over Time Time between re-activates of the same page (ns) Latency Min: Rank0 - 64 ns Rank1 - 64 ns Max: Rank0 - 14.53 µs Rank1 - 14.22 µs Session Report CODIO 00000 0 0 0 0 0 0000 0 . 800 20k 400 10k Time in ns Rank0
 Rank1 Time between re-activates of the same page after refresh (ns) Min: Rank0 - 448 ns Rank1 - 3.45 µs Max: Rank0 - 11.93 µs Rank1 - 11.35 µs 800 1k 20k 60 80 200 400 600 2k 4k8k 10k Time in ns Rank0 🔶 Rank1 Information Center ~

2021

ace

SYSTEMS INITIATIVE

What Does an Automated SoC Performance Flow Look Like?

Debug – Root causing problematic transactions





								~							
Start Time	Instance Name	Command	Address	Burst	Length	Transfer Size	Total Size (bytes)	a	Start Time	Instance Name	Command	Spacing (in	Clocks)	Bank	Row
				F	Filt			F						F	
26890245	master_0	Read	80200000	UNSET	1	WORD	4		26736789	tb_top_config2.memo	ory.lpddr4_UR_0C	.lpddr4_chA	MRR2		
26891079	master_0	Read	80200000	UNSET	1	WORD	4		26780157	tb_top_config2.memo	ory.lpddr4_LR_0C.	lpddr4_chA	MRR2		
26891913	master_0	Read	80200000	UNSET	1	WORD	4		26823525	tb_top_config2.memo	ory.lpddr4_UR_0C	.lpddr4_chA	MRR2		
26892747	master_0	Read	80200000	UNSET	1	WORD	4		26910261	tb_top_config2.memo	ory.lpddr4_LR_0C.	lpddr4_chA	Activate2		
26996163	master_0	Write	80200000	UNSET	1	WORD	4		26928609	tb_top_config2.memo	ory.lpddr4_LR_0C.	.lpddr4_chA	Read2		
27002835	master_0	Write	80200000	UNSET	1	WORD	4		26935281	tb_top_config2.memo	pddr4_LR_0C.	.lpddr4_chA	Read2		
27029523	master_0	Write	80200000	UNSET	1	WORD	4		26941953	tb_top_config2.memo	or) 🤸 Show Re	lated chA	Read2		
27030357	master_0	Read	80200000	UNSET	1	WORD	4		26948625	tb_top_config2.memo	ny 📲 Hide Rel	ated chA	Read2		
														-	

2	A	BL	Column	
		-	-	
		-	-	
		-	-	
	64	0	-	
	64	0	22	
	64	0	30	
	64	0	38	
	64	0	46	

									50
Start Time	Instance Name	Command	Address	Burst	Length	Transfer Size		Total Size (bytes)	Та
				F	Filt				
26890245	master_0	Read	80200000	UNSET		1	WOR		4
26891079	master_0	Read	80200000	UNSET	-	1	WOR	0	4
26891913	master_0	Read	80200000	UNSET		1	WOR	0 4	
26892747	master_0	Read	80200000	0 UNSET		1 WORI		D	
26996163	master_0	Write	80200000	UNSET		1	WORE	0	4
27002835	master_0	Write	80200000	UNSET		1	WORE	0	4
27029523	master_0	Write	80200000	UNSET		1	WORI	>	4
27030357	master_0	Read	80200000	UNSET		1	WORI		4

DDR Transactions

Start Time	Instance Name	Command	Spacing (in	Clocks)	Bank	Row	Column	BL	AP
		Filter C			F		Filte		
26736789	tb_top_config2.mem	ory.lpddr4_UR_0C.	lpddr4_chA	MRR2			-		
26780157	tb_top_config2.mem	ory.lpddr4_LR_0C.l	pddr4_chA	MRR2			-	-	
26823525	tb_top_config2.mem	ory.lpddr4_UR_0C.	lpddr4_chA	MRR2			-		
26910261	tb_top_config2.mem	ory.lpddr4_LR_0C.l	pddr4_chA	Activate2			-	0	6
26928609	tb_top_config2.mem	ory loddr4_LR_0C.I	pddr4_chA	Read2			22	0	6
26935281	tb_top_config2.mem	ory.lpddr4_LR_0C.l	pddr4_chA	Read2			30	0	6
26941953	tb_top_config2.mem	ory.lpddr4_LR_0C.l	pddr4_chA	Read2			38	0	6
26948625	tb_top_config2.mem	ory.lpddr4_LR_0C.l	pddr4_chA	Read2			46	0	6
					~		70		

age 10 🜩

Cadence System VIP

Automate and speed up SoC level verification with pre-define content and tools





Renesas has used Cadence VIP for many years and values Cadence's leadership in advanced SoC verification technologies. By adding the new System VIP to our existing verification environment based on the Cadence Xcelium and Palladium platforms, and improving stimulus re-use and automation, we've further accelerated the SoC verification process with **10X more efficiency**, enabling us to deliver innovative, high-quality products to our customers faster.

Tetsuya Asano

Director, Design Methodology Department, Shared R&D EDA Division at Renesas Electronics Corporation

RENESAS

Through our collaboration with Cadence, we've reduced some of the complex SoC verification challenges, especially around I/O peripherals. By using Cadence System Traffic Libraries and System Performance Analyzers, Arm was able to automate complex test generation processes, enabling a quicker PCIe integration verification and performance analysis.

Tran Nguyen Director of Design Services at Arm

Summary



- Ensuring SoC performance targets are met is a growing challenge
 - Bigger testbenches, multiple runtime engines
 - Building richer scenarios
 - Harder to analyze and debug
- Testbench automation is essential to be productive
- Building all the required scenarios is becoming a large task
 - Reuse of the scenario content is essential
 - Easy porting of content to different SoCs and execution engines is a must
- Analyzing and debugging performance requires domain-specific tools
 - On-chip bus, DDR, and other domains need special analytics
 - Tracing the transaction lifecycle across an SoC is extremely challenging without tools

System VIP addresses the challenges

Cadence Verification Solution



systems initiative

Find and fix the most bugs per \$ compute per day







Dank





cādence®

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.