

# Early Design and Validation of an Al Accelerator's System Level Performance Using an HLS Design Methodology

Wenbo Zheng | Senior HLS AE
Siemens EDA, a part of Siemens Digital Industries
Software







- Challenges in Designing AI/ML Hardware
- Introduction to MatchLib
- Convolutional Neural Network (CNN) Overview
- Early Performance Analysis of CNN Convolution
- Architectural Refinement
- Synthesis and RTL Verification






### AI/ML Application Challenges

VIRTUAL | MARCH 1-4, 2021

SYSTEMS INITIATIVE

- Algorithmic Complexity
  - Growing faster than the ability of RTL designers to code and verify
- Memory Architecture Complexity
  - Efficient data movement is key for power, performance and area
- RTL Verification Costs Increasing
  - Increased design complexity increases bugs introduced during hand-coding of RTL
  - RTL regressions involve server farms, electricity cost, licenses and time
- Slips in Design Schedule Kills Total Profit
  - Finding bugs during system integration is too late





<sup>\*</sup> In a 20% growth rate market, with 12% annual price erosion and a five-year total product life. Source: McKinsey & Co.

16725



# Introduction to MatchLib






#### What is MatchLib?

VIRTUAL | MARCH 1-4, 2021

- MatchLib is a SystemC library of commonly used functions and components developed in partnership with NVIDIA
  - Interfaces, FIFOs, interconnect, etc.
- Allows most design and verification of SoCs to be performed in SystemC
  - Verify system-level performance earlier
  - 30x faster than RTL for timing-accurate simulation
  - Easily plugs into existing DV flows
- Enables control oriented design
  - Easy-to-use throughput accurate modelling
  - DMA, Arbiters, Bus I/F








# MatchLib + HLS Enables an Efficient Verification Flow

- MatchLib Involves DV Team at Every Stage of the Design Process
  - · Early access to HW
- Smaller, faster models
  - C++/SystemC model is typically about 1/10 or less than the size of the RTL model
  - · Easy to verify and debug
- C++/SystemC testbench reuse
  - Catapult makes it possible to automatically use same testbench for SystemC and Verilog models
- You can put thin Verilog wrapper around SystemC DUT
  - If using SV UVM DV flow, enables SV DV effort to start much earlier (even before any HLS)







## DESIGN AND VERIFICATION Match Lib Reduces Risks in Modern Digital Design

VIRTUAL | MARCH 1-4, 2021


accellera

SYSTEMS INITIATIVE


 Today's HW designs often process huge sets of data, with large intermediate results.

- Machine Learning, Computer Vision, 5G Wireless
- Hard part is often managing the movement of data in the chip across all scenarios
  - Memory/interconnect architecture often has more impact on power/performance than the design of the computation units themselves
- Evaluating and verifying memory/interconnect architecture at RTL level is often not feasible
  - Too late in design cycle
  - Too much work to evaluate multiple candidate architectures
  - The most difficult/costly HW (& HW/SW) problems are found during system integration
  - If integration first occurs in RTL, it is very late and problems are very costly

MatchLib + SystemC HLS lets integration occur early when fixing problems is much cheaper



MatchLib AXI4 Fabric SystemC Simulation





#### Using MatchLib Connections


#### UNITED STATES


VIRTUAL | MARCH 1-4, 2021

- MatchLib's Connections is a library and API of latencyinsensitive channels
- All components of this library are synthesizable using HLS
- Connections library consists of ports and channels
  - Port implements data/ready/valid protocol
- Connections are templatized for data type T

Туре	e Name Description		
Port	In <t></t>	In port with Pop() and PobNB() methods	
Port	Out <t></t>	Out port with Push() and PushNB() methods	
Channel	Combinational <t></t>	Combinationally connects ports with Pop(), PobNB(), Push(), and PushNB() methods	

#### SC MODULE









### DESIGN AND VERIFICATION Using MatchLib Connections -Example

```
Connections
                                                  rivate:
#include <mc connections.h>
                                inputs and outputs
class dut : public sc module {
                                                  void main() {
public:
                                                    out1.Reset();
  sc in<bool> CCS INIT S1(clk);
                                                    in1.Reset();
  sc in<bool> CCS INIT S1(rst bar);
                                                    wait();
  Connections::Out<uint32> CCS INIT S1(out1);
                                                    #pragma hls pipeline init interval 1
                                                    #pragma pipeline stall mode flush
  Connections::In <uint32> CCS INIT S1(in1);
                                                    while (1) {
  SC CTOR(dut) {
                                                      uint32 t t = in1.Pop();
    SC THREAD (main);
                                                      out1.Push(t + 0x100)
    sensitive << clk.pos();</pre>
                                                                           Connections
    async reset signal is (rst bar, false);
                                                                           read
                                                       Connections write
```







# DESIGN AND VERIFICATION Simulating Performance Before Synthesis

- Pre-HLS and Post-HLS simulation throughput are the same
- There can be differences in latency

#### **Pre-HLS Simulation**



**Post-HLS Simulation** 







#### Modelling Bus I/F With MatchLib

- MatchLib provides high-quality implementations of AXI4 master and slave interfaces
- Users can also model custom bus interfaces using MatchLib
  - This example models a simple read bus I/F with burst
  - Testbench models 2-cycle overhead for initiating a new burst

Initiate a burst by sending address and burst size

Read "burst\_size" data from bus I/F




```
class dut : public sc module {
public:
 void main() {
   wait();
    #pragma hls pipeline init interval 1
    #pragma pipeline stall mode flush
   while (1) {
      go.sync in();
      uint32 addr = addr offset csr.read();
      uint32 burst size = burst csr.read();
      read addr chan. Push (addr);
      read burst size. Push (burst size);
      do {
       uint32 data = read data chan.Pop();
        read data out.Push(data);
        while (--burst size !=0);
```



#### Modelling Bus I/F With MatchLib

 Small burst size and/or non-consecutive addresses will hurt performance by injecting dead cycles

#### **Pre-HLS Simulation**







# Convolutional Neural Network Overview






### DESIGN AND VERIFICATION Convolutional Neural Network Overview

VIRTUAL | MARCH 1-4, 2021

- Mostly Convolutional layers
  - Majority of computation done here (over 99%)
  - Majority of memory traffic
  - Bias and activation functions
- Pooling layers
  - Reduce feature map size
- Fully connected
  - Classification
- Softmax
  - normalize class probabilities







#### CNN Convolution – conv2d

- CNN convolutional layers have multiple input and output feature maps
- Each output feature map is a sum of separate convolutions across all input feature maps

#### **Output feature map**

Input feature map

2-d convolution





#### CNN Architectural Challenges


 Memory architectures need to leverage data reuse and parallelism

May have multiple engines or processing elements

Block level parallelism

Module level parallelism

- Many local memories
- Complex interconnect



**Block level** 

parallelism






# Early Performance Analysis of CNN Convolution





#### Design Goals

- VIRTUAL | MARCH 1-4, 2021
  - Implement a CNN for object detection and classification
    - 9 layers
    - Mostly 3x3 convolution (9 multiply-acc)
    - 3.5 billion macs/inference
  - Low power/performance Ring-doorbell type application
    - 1 inference/sec
  - 500MHz clock frequency







SYSTEMS INITIATIVE

#### DESIGN AND VERIFICATION Original Algorithmic Model of conv2d

- Direct conversion of algorithm to HLS synthesizable bit-accurate model
- Generic bus interfaces with burst
  - Read burst size limited to one due to non-sequential addressing
  - Writes of feature maps can sustain large burst size
- No opportunity for parallelism


```
OFM: for (int ofm=0; ofm<OUT FMAP; ofm++) {
  IFM:for (int ifm=0; ifm<IN FMAP; ifm++) {</pre>
    ROW: for (int r=0; r<MAX HEIGHT; r++) {
      COL: for (int c=0; c<MAX WIDTH; c++) {
        K X:for (int kr=0; kr<KSIZE; kr++) {</pre>
          K Y:for (int kc=0; kc<KSIZE; kc++) {</pre>
            int ridx = r + kr - KSIZE/2;
            int cidx = c + kc - KSIZE/2;
            <zero pad>
            data idx=rdoffset+ifm*ht*wt+ridx*wt+cidx;
            mem in addr.Push(data idx);
            mem in burst.Push(1);
            data = mem in data.Pop();
             <weight read bus transaction>
             acc += data*mem in data.Pop();
        acc buf[r][c] += acc; ...
<Copy feature maps to system memory>
Siemens EDA
```



## Algorithmic Model Results

- SystemC simulation run time took very long (~ 2 hours)
  - Context switching due to non-sequential memory accesses
  - Redundant memory accesses
- Simulation time was ~14 seconds to simulate 1 inference
- Poor design
  - No need to go any further

#### **Pre-HLS Simulation**








# Architectural Refinement





## DESIGN AND VERIFICATION On-chip Buffering and Windowing

- SystemC designs must be architected for efficient data movement and reuse
  - Improved simulation performance
  - Will allow HLS to extract parallelism
- Sliding-window architecture allows feature map data reuse
- Weight register cache read once for each input/output feature map computation







## DESIGN AND VERIFICATION On-chip Buffering and Windowing

- 9 weight bursts
  - Stored in register cache
- Feature maps burst a row at a time
  - Could also burst entire feature map
- Sliding window architecture allows K X and K Y to execute in one clock cylce

```
OFM:for(int ofm=0;ofm<OUT FMAP;ofm++) {</pre>
  IFM:for(int ifm=0;ifm<IN FMAP;ifm++) {</pre>
    mem in addr.Push(weight idx);
    mem in burst.Push(9);
    <cache weights>
    ROW:for(int r=0;r<MAX HEIGHT+1;r++) {</pre>
      data_idx=read_offset+ifm*height*width+r*width;
      if(r != height) {
        mem in addr.Push(data idx);
        mem in burst.Push(width);
      COL:for(int c=0;c<MAX_WIDTH+1;c++) {</pre>
        if(r != height && c != width)
           data[0] = mem in data.Pop();
           <sliding window architecture>
           K X:for(int kr=0;kr<KSIZE;kr++) {</pre>
             K Y:for(int kc=0;kc<KSIZE;kc++) {</pre>
               acc += window[kr][kc]*weights[kr][kc];
```



## DESIGN AND VERIFICATION On-chip Buffering and Windowing Results

- Simulation results
  - Design goal met with simulation time of 0.864 secs
  - Pre-hls simulation runtime 34 minutes for 1 inference
- All other operations run in software
  - Bias, RELU, max pooling, etc.
  - SystemC testbench runs in zero time
- What can MatchLib and SystemC tell us about the system-level performance?

#### CPU Software Function Calls

```
preprocessing()
setup layer parameters()
start_conv2d()
<HW executing>
wait_for_done()
bias_add();
leakyRelu()
max_pooling()
post_processing()
```





#### Interaction with the CPU

Target hardware platform

- System memory is shared between the CPU and the conv2d accelerator
- There is no CPU cache
- SystemC testbench models arbitrated memory between CPU and ML accelerator
  - Approximated CPU instruction execution and memory access time
- The performance of the accelerator is throttled by the CPU
  - Simulation took 2.6 secs
  - Simulation runtime 63 minutes
  - Time spent converting from fixedpoint to float

#### SystemC Simulation of One Inference







## Fusing Computational Layers

- Move Bias, ReLU, and max pooling into the accelerator
  - Cost little more in hardware area
- Can be coded into the design where feature map data is copied back to system memory
- Design simulates in .9 secs for one inference
- Pre-HLS simulation runtime 30 minutes

```
<Get bias from system memory>
ROW CPY: for (int r=0; r<MAX HEIGHT+1; r++) {
  <setup burst size>
 mem out addr.Push(out idx);
  mem out burst.Push(burst size);
  COL CPY: for (int c=0; c<MAX WIDTH+1; c++) {
    add bias = acc buf[r][c] + bias;
    if (relu)
      if (add bias < 0)
        add bias = add bias * SAT TYPE(0.1);
    if(pool){
      <max pooling>
      mem out data. Push (max);
    }else
      mem out data.Push(add bias);
```






## Optimizing for Power

- Memory bus is 100% utilized by the ML accelerator
- Input feature maps are re-read from system memory for each output feature map computation
  - System memory accesses are an order of magnitude larger for power consumption compared to on-chip SRAM

#### **Pre-HLS Simulation**






Siemens EDA



## Adding On-chip Buffering

- Buffer feature maps on-chip
  - ~800 KB for full buffering
- Split design into multiple processes
  - Memory read process to access system memory
  - Convolution, bias, ReLu, and max pooling process
  - Shared instantiated SystemC feature map memory between processes








## Adding On-chip Buffering

- VIRTUAL | MARCH 1-4, 2021
  - Simulation finished in .93 secs for one inference
  - Simulation runtime was 20 minutes

#### **Pre-HLS Simulation**








# Synthesis and RTL Verification





## Design and Verification. Constraining the Design in Catapult HLS

- Design targeted a 45nm Catapult sample library
- Catapult Design Mapping
  - Shows the SystemC interconnect memory mapped to a dual-port SRAM
  - Shows the two process, mem buffer and conv, with a 500MHz clock






Siemens EDA




SYSTEMS INITIATIVE

## Design and Verification. Constraining the Design in Catapult HLS

- Catapult Architectural Constraints
  - MatchLib Connections interfaces synthesized to dat/rdy/vld ports
  - Internal arrays in "convolution block" for accum and line buffers mapped to SRAM
  - KX/KY multiply-accumulate loops unrolled for parallel multiplication










### DESIGN AND VERIFICATION. Analyzing the Generated Hardware

VIRTUAL | MARCH 1-4, 2021

 Catapult Design Analyzer shows how the SystemC + constraints was synthesized to RTL








#### DESIGN AND VERIFICATION POST-HLS Synthesis RTL Simulation Results

- Post-HLS simulation results were very close to the pre-HLS simulation
- Post-HLS simulation runtime was over 30x longer than the pre-HLS simulation
  - Not practical for simulating multiple frames of video



Simulation Type	Simulation Time (secs)	Simulation Runtime (mins)
Pre-HLS	0.93	20
Post-HLS	0.97	630





## GN AND VERIFICATION. Next Architectural Refinement Steps

- Increase bus width to take advantage of more parallelism
  - Restructure code for more loop unrolling
  - Process multiple input and output feature maps in parallel
- Rewrite design to use "Loop Tiling" to reduce on-chip buffer requirements
  - Requires additional looping structure
- Rewrite the convolution to use a PE array architecture





#### Source Code Examples

- Source code examples and other tutorials can be found at:
  - https://hlslibs.org/
  - https://github.com/hlslibs





# Customer Case Studies





# NVIDIA Research – Catapult HLS Key to Optimize Al Inferencing for Performance/Watt

VIRTUAL | MARCH 1-4, 2021

 AI/ML Inference SoC implemented entirely in C++ with HLS and Catapult


- Enabled full SoC-level performance verification
  - 30X RTL, <2.6% difference from RTL in cycle count</li>
- Performance/Power and hits the mark
  - 9.5 TOPS/watt in vanilla TSMC 16nm
  - Scales to 128TOPS
- 10X Productivity over manual RTL
  - Spec-to-Tapeout in 6 months with < 10 engineers</li>





"The whole RC18 chip was designed by fewer than ten engineers in six months, coded entirely in C++ using high-level synthesis."

> -- Bill Dally, Chief Scientist, NVIDIA Hot Chips, Aug 2019






# Horizon Robotics uses HLS to shorten the development cycle of Computer Vision algorithm to dedicated IP

 HLS reduced development cycle from 12 months to 6 months over hand-coded RTL

- Included complete design, architecture and all verification through RTL closure
- HLS delivered PPA equal to hand-coded RTL
- HLS Design Advantages
  - Higher abstraction which greatly reduces coding workload
  - Catapult HLS provides large number of library functions
- HLS Verification Advantages
  - Biggest advantage is ability to compare C reference model with HLS C HW model
  - C level verification can completely solve functional verification
    - RTL is then just scheduling and interface related issues
  - RTL verification and C verification can reuse test stimulus

Horizon Robotics Design and verification process of CV dedicated IP based on HLS







### Summary

- Increasing AI/ML algorithm complexity is making RTL verification more difficult
- MatchLib and SystemC allows designers to model and verify the true hardware performance, catching bugs early that would normally be exposed during system integration when it's too late
- MatchLib models can be directly synthesized to RTL and performance of the pre-hls and post-hls results are near identical
- Customers are using MatchLib today to solve the design challenges associated with building AI/ML hardware





# Thank You!

