

Agenda



Fundamentals of Smarter Verification Management

Next-Generation Architecture

Centralized Multi-Geography Collaboration

Multi-User, Multi-Engine Concurrent Verification Planning

Automation and Customization



Fundamentals of Smart Verification Management

It's all about predictability, productivity and quality

Better PPQ Verification Management Across the Flow







Productivity: Regression Round Trip



			v	Manager radica	al:8080 (64) [<i>l</i>	Analysis ·	- Mess	sages Analysis]				
View Analys	sis Help										C	a d e n
				Regression	Analysis	Track		Planning				
cs Tests VPI			ilu • 🙆 💽 Failures All Runs	G III Formal Correlate Prop. Runs	Rank Runs Edit all at once	Edit each Hi	-	🔁 • 🕒 📵 🔚 🅏 Rerun Create Stop Run Open dir Refresh Context	Report			
Context Opera	tions Pl	anning Views		Analyze			_	Runs	Report			
Analy	🛕 Groups o	of Errors			uping Filter:No f	ilter 🖻 🗕	\odot					8 -
^{-ai} A ×	Name	Description			Numbe	r Of Entit	- 12	· ピ • 📰 i 📰 🛛 🗭 i 🖼				
n • ^	(no filter)		(no filter)		(no filter)	Index	Name	Status	First	▲ Seed	Run
- Tests 🛛 🗙	A SCRBD	###### FAIL : APE	RECEIVED WRONG DAT	TA from uart0	28	-	(no filt	t (no filter)	(no filter)	Failure Time (no filter)) (no filt	
💭 Me [×]	A Error	Parity mismatch20			6	L	9	() /uart tests/apb uart rx tx	(no nicer)	213500	165	
	🛕 Error	Parity mismatch19			5		18	//uart_tests/uart_apb_incr_data	3 failed	1080500	-13	
	🛕 Error	Unexpect CACHE mis	s8		5		10	/uart tests/apb uart rx tx	(2) failed	1751500	-16	
	A Error	Attempted access to	illegal memory location	n19	4		12	/uart_tests/apb_uart_rx_tx	3 failed	1920500	212	/ho
	A Error	Unexpect CACHE mis	s14		4		17	/uart_tests/uart_apb_incr_data	3 failed	1977500	100	/ho
	A Error	Parity mismatch9			4		14	/uart_tests/uart_apb_incr_data	🔇 failed	2016500	633	/ho
	A Error	Low speed channel S	B error7		4		8	/uart_tests/apb_uart_rx_tx	🔕 failed	2480500	128	/ho
	A Error	FIFO write ptr out of	ounds1		4		16	🔘 /uart_tests/uart_apb_incr_data	🔁 failed	2804500	-18	/ho
	A Error	Parity mismatch7			4							
	A Error	Low speed channel S	B error. 1		4	•						
	Showing 111 ite	na e				•						
	Name		Description				1	Ann				•
	a service a service se	no filter)	Description	(no filter)		÷	Sho	wing 8 items				
	A SCRBD		####### EAU · A	PB RECEIVED WRONG	DATA from uset0							
							Provide State	Details SCRBD				<u> </u>
				PB RECEIVED WRONG			Attrib	outes Logs			4	
				PB RECEIVED WRONG			_brun.	log × xrun_apb_uart_rx_tx.log	× local_log.log ×	local_log.log	× 4	
				PB RECEIVED WRONG			338 U	IVM_INFO /home/magraham/×Im_w	orkshop/sv_cb_ex_lib/u	art_ctrl/sv/seq	uence_lit	o/@
	A SCRBD			PB RECEIVED WRONG			339 U	WM_INFO /home/magraham/×lm_w	orkshop/sv_cb_ex_lib/i	nterface_uvc_li	b/uart/sv	/u
	A SCRBD			PB RECEIVED WRONG			340 U	IVM_INFO /home/magraham/×Im_w	orkshop/sv_cb_ex_lib/u	art_ctrl/sv/seq	uence_lib	ο/ι
				PB RECEIVED WRONG			341 U	IVM_ERROR /home/magraham/×Im_	workshop/sv_cb_ex_lib	/uart_ctrl/sv/u	art_ctrl_s	co
	A SCRBD			PB RECEIVED WRONG				IVM_INFO /home/magraham/×lm_w				
	A SCRBD			PB RECEIVED WRONG				IVM_ERROR /home/magraham/×Im_				
				PB RECEIVED WRONG				WM_INFO /home/magraham/×Im_w				10.0
			####### FAIL : A	PB RECEIVED WRONG	DATA from uart0		345 U	IVM INFO /orid/avs/install/xcelium	/AGILE/18.04.001/tools	/methodoloav/	UVM/CD	
						2	11		atch Case			


 Prioritize highest impact failure modes

- Identify shortest test for each failure mode
- Automated rerun to generate debug data



Predictability: Traceability


- Requirements traceability
 - Requirement import to seed verification plan creation
 - Link requirements and verification plan
 - Visibility of changes to requirements



- Multi-engine coverage merge/combine
- Refinement (unreachability (UNR), UNR crosses)
- Analysis of coverage vs. plan



ΕI	ŧ					\odot										
łx.	UNR	Name Overa				Source Expression Hierarchy Full Expression										
_	-		(no filter))	Avera \$	pb_s	ubsyste	em_top_f	or_smc.sv	× ap	b_subsys	tem_0.v	× smc	_lite.v >	smc_al	hb_lite_if.
	-	1 i_al	bSlaveMonitor			335										
	0	🌐 i_ap	ob lite			336		else if	((((htrans	== `TRN	IDLE)	(htrans =	= TRN	BUSY)) &		
	0					337) & hread			-			
	0		ounter_lite		_	338	0			r hresp						
ı.		_			•	339										
	Sh	iowing 87	items				٩					1070				
-0	1					88					🗌 <u>M</u> atch	Case				
			evel Expressions		- ⁻											
X	UNR	Index	Overall Average Grade	Overall	Source		Cove	rage Ta	ble with	Output		ntrans ==	2'b00) (htrans ==	= 2'b01)) &	: (cs != 1
				Uncovered	Line 💐											
-	-				(no filts											
			(no filter)	(no filter)	(no filte	Ex UN	8 Index	т	ТЗ		T6	T7	T8	Т9	T10	Score
		XB 3	(no filter)	(no filter) 0	274	Ex UN	R Index	ті	ТЗ	🕭 T4	Т6	Т7	Т8	Т9	T10	Score (no f
	[•]	福 4	(no filter)	(no filter)	274 A	Ex UN	Index	T1	T3	T4	Т6	0	та 0	Т9	T10	(no f
	[•]	AB 4	(no filter)	(no filter) 0 2 1	274 283 292		4			• T4	1 -				- 1	(no f
		利用 4 利用 5 利用 6	(no filter)	(no filter) 0 2 1 0	274 283 292 332			0		T4 1 - -	т6 1 -	0		- 0	- 1 1	(no fi 2 1 1 0
		AB 4	(no filter) 100% 33.33% 50% 100% 36.36%	(no filter) 0 2 1	274 283 292 332 338		4	0		• T4 1 - -	1		0	- 0 0	- 1 1	(no fi 1 0 1 0
1	[•]	利用 4 利用 5 利用 6	(no filter)	(no filter) 0 2 1 0	274 283 292 332	[•	4] 5 6	0		T4 1 - - - 0	1 - - 0	0	0 1 -	- 0	- - 1 1 1 1	(no f




Smart Verification Management

Predictability, productivity, quality










Verification Management System Architecture

Scalability, reliability, and ease of admin

2021 DESIGN AND VERIEICATION CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION CHINA BHANBHAI | MAY 26, 2021



Current vManager Architecture




- Minimum requirement for a verification management system
 - Multi-user
 - Centralized database
 - Multiple project support






Next-Generation Architecture




- Load balancing and resilient routing
- Distributed processing for redundancy, scalability, and fault tolerance
- Provide scalable, resilient, reliable replacement for previous single, monolithic system



Distributed Architecture = Consolidation Opportunity





- Reduced maintenance overhead
- Lower IT infrastructure requirements
- Improved reliability and scale




Multi-Geography Verification Management

Utilizing the advanced architecture to enable data centralization




Review – Basic Summary Data Sharing



True Multi-Region Capability






- Distributed, enterprise ready architecture
- Scale across multiple sites and into cloud
- Centralized regression database for collaboration

Multi-Project, Multi-Region Topology



- Single vManager Server
- Central data management across projects
- Aggregated analysis and reporting across geographies



Case Study: vManager实际部署及系统性能


- •项目部署数量:15+
- vManager server 部署规模数量: 10+
- •vPlan更新性能:实时
- •vAPI运行稳定:全年零故障
- 看板提取数据性能
 - 和实际项目规模强相关
 - •完成一个项目的数据提取需约0.5~1小时






Multi-User, Multi-Engine, Multi-Region Verification Planning

Providing collaboration along with advanced planning features



File-Based Verification Plans








Clip art on this page is licensed under CC BY-SA

File-Based Verification Plans






Co-Authoring Verification Plans




- Move verification plan storage to the centralized database
- Enable co-authoring for multi-user, multi-region verification plan creation





Verification Plan in Database


•



Multi-Region vPlan Collaboration



- Single vPlan acts as Verification Contract for diverse teams
- Automatically in sync no need for problematic cross-site document merge
- Central persistence for connection to external systems (e.g., req. mgmt.



Case Study: Microsoft TFS 与vManager的数据交互





- TFS负责市场需求和产品需求的管理和跟踪
 - •提供源代码管理、数据收集、报告和项目跟踪
- TFS里的产品需求点能够自动转换成vPlan的验证需求条目
- •TFS里的验证需求点产生变更,则vPlan的内容需要进行迭代更新,特别地,需要支持产品需求点被删除,取消,挂起,新建四种状态
- 验证需求完成情况自动翻转TFS中产品需求的完成状态

2021 Multi-Engine Case Study: Mobile SoC accelle CONFERENCE AND EXHIBITION CHINA Mobile SoC 🕶 💕 Ex UNB Name Manual Tests, Checklists, (no filter) ▲ V Mobile SoC or Milestone Views A 📷 1 Soc Features 1.1 General Features 10% I.2 Integrated Components Interconnect Workbench IP vPlan Results 1.2.1 General Subsystem Verification Templa 1.2.2 Interconnect Verification 1.2.3 CPUSS 1.2.4 Display Audio Xcelium[™] with UVM 1.2.5 PMIC (External) **System-Level Verification** 1.2.6 PMU JasperGold® UNR Results 1.2.7 ISP 1.2.8 BOOTROM 1.2.9 MODEM JasperGold Formal 1.2.10 GPIO **Specialized Verification** 1.2.11 IO subsystem 1.2.12 Integrated Interfaces Tasks, i.e., Low Power I.3 Architectural Verification 1.4 Low Power Verification 1.5 Power Estimation Palladium® **Use-Case Testing** 📄 1.6 Clock Management Unit 📄 1.7 Thermal . 0% 1.8 Security Perspec[™] Gate-Level Results 1.9 Full Chip Use Case 1.10 Gate Level Use Scenarios 1.11 BenchMarks **Protium**¹¹ Embedded SW Coverage 1.12 Code Coverage

Sim + Formal Combined vPlan





	vPlan Hierarchy	Simulation
	Subsystem vPlan 🝷 📸	
1	8x UNB Name	Formal
	(no filter) Primary: Formal	
	Second: Simulation	
1	▲ 🖬 1 IP #1	
	FPV/ABVIP/COV/	
	□ 1.2 Feature #1 > Simulation > Primary: Simulation	
	1.3 Interface #2 Simulation Bug Hunting Officiation Add FPV App	
ļ	□ 1.4 Feature #2	
	And add formal bug	
	E 2.1 Interface #1 FPV/ABVIP + VIP Formal hunting for critical IP	
	2.2 Interface #2 Simulation	
	D 2.4 Feature #2 Etc, etcadd apps as	
	▲ I 3 IP #3 needed for	
<u>ا</u>	3.1 Interface #1 FPV/ABVIP + VIP verification needs	
	Simulation	
- H	L 3.3 Feature #1 CSR	
	UNR Assists in	
ļ	3.5 Feature #3 FPV Coverage Closure	
	Converse Simulation UNR Simulation CONN increases	
	a D Subsystem integration	
	5.1 Connectivity CONN productivity	

Multi-Engine vPlan Usage Example - http://events.dvcon.org/events/proceedings.aspx?id=234--1


"A Mutually Exclusive Deployment of Formal and Simulation Techniques" - Devarajegowda, Vliegen et al – DVCon Europe 2017



Automation and Customization



Summarizing Regression Data – Tracking



Automate to easily capture into snapshots the important data from each regression

• Once captured the regression results are no longer needed for tracking, freeing up disk space and capacity


• Summarized snapshot data can easily be charted

regressions incl. coverage, vPlan,

and pass/fail


What Data Is Interesting to Track?








Charting Tracked Data Quickly spot trends and anomalies









Customization – vManager API: vAPI

- vAPI implements programmatic access to Verification Management
 - vManager[™] database provides centralized data repository
 - Verification-specific abstraction of database content
- Query and mine verification specific data, with automation around tasks like coverage merge
 - "what is the toggle coverage on top.sig1 from all failing tests from last Tuesday"
- Execution of verification management actions on specific datasets
 - "rerun all tests that failed with parity error in the past 5 days"



Failure clustering using Machine Learning


- In today's daily regression failure analysis, the first analysis effort is to go over the failures and identify:
 - 1. Are they new?
 - 2. If they look alike, are they really the same as one found before.
 - 3. First Failure Analysis is not always sufficient:
 - 1. Error over-generic (Many bugs maps into same group)
 - 2. Error over-specific (Single bug maps into many groups)
- We are applying Machine Learning (ML) techniques by "learning" from the user manual assignments and "predict" future assignments automatically:
 - user assigns a failed run to a FC (Failure Cluster)
 - The system extract the properties of that run and consider them as characteristics of the FC
 - Whenever a run with "similar" characteristics would show up it could be candidate for assignment to the same FC.



Test Weight Optimization





- Identify and adjust the weighting of stimulus targeting a specific verification goal
- Each iteration results are evaluated against goals, effective tests are given more weight in the next iteration



Xcelium ML User Flow







I had **Xcelium ML Reduction in Testcases & Runtime** % of Original Testcases Time (hrs) % of Bins Covered Smart 100%100%100% 99.1% 97% 60% 49% 25% 31% 6% Original (No ML) ML1 ML 2 ML 3 2734 seeds 126 seeds 1326 seeds 683 seeds

What the EDA users **REALLY** think EFD.

Xcelium ML – User Feedback

yet to find *any* user comments about ML being applied to logic simulators for regressions nor anything simulation related. That is, until now.

In this year's report, two early ML users share that Xcelium-ML got them a 2.5X to 3X speed-up in regression runtimes -- with comparable coverage compared to their constrained random approach.

"Xcelium-ML helped us generate a 3X smaller regression set while retaining 99+% coverage."

"Xcelium-ML improved our regression runtimes by 2.5X vs. Xcelium."

Read the Full report: http://www.deepchip.com/items/dac20-02b.html







99.4%





Smarter Verification Management



- Better Productivity, Predictability, and Quality need more than ever.
- Planning, Collaboration and Centralization needs continue to expand.
- Multi-User, Multi-Engine, Multi-Region, Multi-Project are not optional.
- Thank you!





Q&A



cādence

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at https://www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.