

Fast Forward your Software Development with Advanced Hybrid Technologies

Xiaowei Pan, AE Manager

Synopsys China



Agenda


- Introduction
- Synopsys Hybrid Technologies
- Use-cases and Successes
- Synopsys Hybrid Innovation
- Conclusion
- Q&A

SoC Design Cycles are Getting Longer


2021
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
CHINA
SHANGHAI | MAY 26, 2021




Driven by Increasing Software Content and SoC Complexity



Triple Shift Left for Time-to-Market




How to Verify HW/SW Systems Faster?




SoC Verification Flow



Performance & Power – *Architecture Analysis, Optimization & Verification*



Software Enablement – *Bring-up, Validation & Optimization*




Function – *Block & SoC Verification, HW/SW Verification & System Validation*




Shift-left with Synopsys Hybrid Solutions





Performance & Power – Architecture Analysis, Optimization & Verification



Software Enablement – Bring-up, Validation & Optimization



Function – Block & SoC Verification, HW/SW Verification & System Validation




Synopsys Hybrid Solution

2021
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
CHINA
SHANGHAI | MAY 26, 2021

accellera
SYSTEMS INITIATIVE


- Hybrid Architecture Analysis
 - Efficient architecture analysis and smart performance monitoring
 - Offline and online analysis of performance data collected on ZeBu
 - Faster PPA optimization, helping shift left verification cycle
- Hybrid Emulation
 - Early Driver/Firmware/Application development
 - Complete SoC model using VDK and synthesizable RTL IPs
 - Power and performance validation over billions of application cycles
- Hybrid Prototyping
 - Software driven system validation with real-world IO
 - Early Driver/Firmware/Application development
 - Modular and scalable validation from IP to system level




+



ZeBu



+




+



HAPS

Software Driven Verification Project Flow

Production Software Stack → SW Signoff before Tapeout




Continuous SW Driven Development/Verification Platforms

Agenda

- Introduction
- Synopsys Hybrid Technologies
- Use-cases and Successes
- Synopsys Hybrid Innovation
- Conclusion
- Q&A

Use Case: Virtual I/O

Using VDK to Bring up AI SoC FirmWare



Design Type : AI SoC


- PCIe Virtual I/O for AI HW/SW Integration & Optimization
- AI Host OS and SW Tool chain SW running on VirtualBox
- VDK connected to VirtualBox via PCIe Virtual I/O

Leading AI SoC Company brings-up SoC FW 3~5 months before RTL

Optimize SW Tool

Use Case: Virtual Host

Reuse VirtualBox setup for ZeBu HW/SW validation



Design Type : AI SoC

- Same VirtualBox setup
- Speed up HW/SW validation and turning performance
- Re-use mature host side AI SW tool chain, driver, and SoC Firmware development based on VDK environment


[Detailed article in Chinese published in SNPS WeChat environment](#)



Smooth Transition to Emulation for Validation

Use Case: Hybrid Emulation

5G Modem Full HW/SW Verification Platform



Design Type : 5G Modem


- Start full-stack 5G HW-SW co-verification and testing 6~9 months earlier
- OS boot within 10 minutes - run one 5G case in 15 min
- Users identified more than 100 HW/SW issues on hybrid platform before tape out
- More productive HW/SW

Leading Networking Company Starts Full-stack 5G Co-verification 6-9 months earlier

Use Case: Hybrid Prototyping

Accelerating SW Development and RTL Validation

Design Type : Drone SoC




- Easy Setup
 - VDK with custom OS
 - Different IPs in HAPS
 - Smaller prototype
 - Faster prototype compile
- Debug Productivity
 - Boots OS in <1 minute
 - OS trace/profiling helps HW/SW debug and SW performance analysis
 - Full HW debug visibility for registers/pins
- Fast Speed
 - 4K 100 Frames Encoding took 3mins to complete in hybrid, while in pure FPGA it

Leading Asia Drone Company boots Linux in <1 minute

Customer Successes

Spreadtrum Adopts Hybrid for AP & Modem SoC



Socionext Hybrid Prototyping

Early SW development Activity

FPGA Prototyping

- Difficult to implement large SoC to 1 chip FPGA
- Implement too huge circuit effect to performance
- Multiple FPGA has more load
- Section to SW design env





Prototyping
The circuit implementing to FPGA
risk to slow performance
K for CPU sub system
to connect SW design flow
chance memory map
by changing target IPs



internal tool
sales tool for external customer

Enabling Aggressive Mobile SoC Schedules

Samsung Mobile Devices drives rapidly changing requirements: Samsung SLSI delivers on time



Successful AI Edge D VDK → Hybrid → ZeBu



Results: OS Boot Time @ Mobile SOC

	Simulation	Emulation	Hybrid Emulation	Virtual Prototyping
Environment Initialization	4 min	5 min	5 min	30 sec
Kernel Boot-up (prompt)	125,867 min	96 min	2 min	1 min
Android Home Screen	741,517 min	661 min	47 min	8 min
Total Consumed Time	867,384 min	762 min	54 min	10 min
Effective Frequency	866KHz	986KHz	13.9MHz	75.6MHz

* Estimated Value

1,138x 14.1x 5.4x

Source: DVCon 2018

DAC 2018

- Start SW dev 3~6 month earlier with VDK
- Linux boots successfully in 30s in VDK
- Explore SW architecture flow in VDK
- Develop SW testcases for HW verification
- AI SW compiler tool chain testing and validation based on VDK
- SW img. load at runtime after Linux boot

- IP & Subsystem validation testcases run in minutes in hybrid; in pure EMU run hours to boot Linux and do testcase on top of it
- SW img. load at runtime after Linux boot
- Save design size in ZeBu as rest of design in VDK side

- Using pure emulation to do HW/SW final validation
- Less SW debug in pure emulation as SW tested/debugged in VDK or hybrid platforms


- Benefits**
- Bring-up SW on Application Cores before RTL is finalized & stable
 - Identify early SW bugs
 - Identify early bugs in HW RTL by being able to execute more realistic tests
 - Software Engineers are very satisfied by the speed improvement

- Increasing demand for software bring-up on emulator for complex embedded multicore SoCs
- Hybrid emulation technology provides shift-left approach and helps to reduce risk and cost
- Fast setup with large library of models and transactors in Virtualizer and ZeBu
- Hybrid FastMem technology enables high simulation speed for shared memory access
- Planning to setup automated regression tests and explore power and performance use-cases

Agenda


- Introduction
- Synopsys Hybrid Technologies
- Use-cases and Successes
- Synopsys Hybrid Innovation
- Conclusion
- Q&A

Typical Hybrid Block Diagram Overview



10x Faster Hybrid Creation

Configurable Hybrid Building Block



- 10x faster Hybrid setup
- Fully Automated
- Correct by construction
- Pre-configured ZeBu Testbenches for UART/CSI/DSI
- Automatically generate templates for Custom monitors and testbenches

Higher Hybrid Debug Productivity

Unified ZeBu-Virtualizer views for Single-window operation

The screenshot displays the ZeBu-Virtualizer interface with four overlapping windows:

- RTL browser:** A table showing RTL signals. A red box highlights the 'Copy Path', 'Update value', and 'Pin Signal' actions for a signal named 'bh_auto'.
- Runtime monitor:** A table showing clock signals. A red box highlights the 'myGroup' entry with a timestamp of 33380318.
- Runtime control:** A table showing clock signals. A red box highlights the 'Pause', 'Terminate Capturing', 'View Capture in Verdi', and 'Copy Wavefile Path' actions for a signal named 'axi_ram'.
- Component Tree:** A tree view on the left showing the hierarchy of components, including 'top', 'dut', 'bh', 'bootrom', 'clint', 'debug_1', 'int_bus', 'intsource', 'intsource_1', 'intsource_10', 'intsource_11', 'intsource_2', 'intsource_3', 'intsource_4', 'intsource_5', and 'intsource_6'.



- RTL browser
 - ✓ Access to all DUT signals
- Runtime monitor
 - ✓ System Clock Status
 - ✓ XTORs Readiness Status
- Runtime control
 - ✓ Waveform dump (FWC, QiWC, Dynamic Probe)
 - ✓ Triggers
 - ✓ Forces

Hybrid Checkpoint Restore

Enables fast turn around time for boot & run,
debugging



Standard Sequence

Run through the OS Boot, load & run applications



Checkpoint-Restore Sequence



Boot OS, Checkpoint, Run Apps etc
Next time: Restore, Run Apps



- Bypass boot sequence for consecutive tests
- Save Hybrid Setup
 - HW DUT in ZeBu
 - Virtualizer Platform including files and configurations
- Restore Hybrid State

Hybrid Clock Regulator

Time alignment between Software and Hardware



- Purpose

- Resolve timeout issues between Fast (Software) and Slow (DUT in Hardware) side Hybrid components
- Maintain speed


- Technology

- Clock regulator to align timer in Virtualizer with execution in ZeBu
- No need to “hack” Software
- No trial and error to figure out timer & ZeBu clock settings


Faster Debug with Hot Reset

Accelerate the debug TAT by faster Hybrid emulation

restart
Standard Sequence




Hot-Reset Sequence




- Reduce the restart time to only a few seconds
- No Design Database reload
- Load and test multiple SW Images at Runtime

Validate Performance at High Speed

Smart Monitors for Performance and Transactional Analysis ZeBu Platform Architect



- SV insertion in DUT
- Fast pre-processing
- Fast DPI-C interface



- Automatic launch & configuration
- Fast & efficient analysis database
- Stream performance analysis
 - Batch / Post-run
 - Dynamic / On-line

- Performance monitoring at SoC Interconnects
 - Throughput, Latencies Command/Data/Transactions
 - Assertion-based max command latency violation checks
- Transactional Monitoring for Memories and Bus Interfaces
- < 5% emulation speed impact

Conclusion



- Software and System Validation drives more than 50% of design cost and timelines
- Early HW/SW system verification is key for time to market
- Synopsys Hybrid is widely adopted in the industry to address early HW/SW system verification
- Synopsys has the largest investment in virtual prototyping, emulation and continues to innovate in new hybrid technologies

Thank You

Q & A