



Sequential Equivalence Check beyond Clock Gating Verification







Sequential Equivalence Setup




Two designs that produce same output on every clock cycle from valid initial states given the same inputs are sequentially equivalent.


Clock-Gating Verification



Clock gated design



Task: Ensure no output mismatch for all possible legal input combinations



SEQ Applications beyond Clock Gating



IMPL

IMPL

1. Verify RTL de-feature




2. Verify RTL add-feature

ifdef new_feature_foo assign foo =; `endif



+define+enable feature foo






SPEC:


SEQ Applications beyond Clock Gating




3. Verify parameterized design changes



4. Verify design changes due to power



- 5. Verify designs with timing changes
 - Swap building cells, memory cells, clock gating cells
 - Shorten pipeline stages




Move logic across flop boundaries for timing

Convergence Techniques




• Redefine equivalence for accuracy



Blackbox, snip driver


• Partial word mapping



Orchestration view



- Convergence Debug Aid Orchestration View
 - Highlights progress for ongoing refinement steps
 - Failures in the child proofs do not automatically mean failure in any of its parent-proof's



Report and Control Register Mappings



- "report_seq_mappings" provide information on
 - > All the mapping points
 - All the points not mapped

Internal mappings have significant impact on the convergence


Intial register mappings	found based on name matching.
- Note these are hints a	and not assumed to hold.
[Mapped] [Mapped] [Mapped] [Mapped] [Mapped] [Mapped] [Mapped] [Mapped] [Not Mapped] - Not Found [Not Mapped] - Not Found [Not Mapped] - Not Found	- impl.cg3.en_out(1)

Results





partial word mapping
seqmap internal mapping



4 inconclusive after 3 days