



Transaction Equivalence Formal Check(DPV) in Video Algorithm/FPU/Al Area

Minqi Bao, Enflame, Shanghai, China (bob.bao@enflame-tech.com)



OUTLINE

- Introduction
- Methodology
 - General flow
 - Video algorithm use model and results
 - Floating point computation use model and results
 - Al computation use model and results
 - Debugging method




Introduction



All these pain points drive us to find a more efficient verification methodology. In this paper, we will use "DPV", a transaction equivalence based formal tool, to gain more than 10X efficiency verification improvement in datapath verification. By transaction, we mean the following:


- A transaction consists of Inputs, Input State (optional), State change Outputs, Output State (optional).
- A transaction can be combinational, sequential overlapping / pipelined, or sequential non-overlapping.




General flow

DPV general flow is very simple and can be divided into four parts

- a. Compile C model gnu compatible
- b. Compile RTL vcs compatible
- c. Compose and mapping compose automatically done by tool and mapping needs manual work usually
- d. Set constrain(constraints) and checkers(lemmas) and prove them by formal engines









Video algorithm use model and results

Original RTL







С

Corner bug found with transactional equivalence:

The maximum of the gradient is represented by a 11bits signal. After updated, the gradient operator is changed and the maximum of the gradient should be a 13bits signal while it keeps 11bits in design which caused the inconsistent with C++ golden

Method	Time to uncover this bug
Simulation	Days or weeks depends on specific pattern
DPV (transactional equivalence)	3 hours without any pattern effort



Floating point computation use model and results


In FPU side, we choose a FP64 FMA with in-house radix booth encoding. It needs at least 2 weeks for all UVM testbench and coverage points setup while it just requires one-hour setup for transaction equivalence exhaustive verification.



16-bit operands	32-bit operands	64-bit operands
1.5 seconds	195 years	3.5 * 10 ²¹ years > earth age

Key Concerns	Traditional flow	Transaction Equivalence flow
Algorithm design block verification	Develop UVM testbenchRandom test to improve coverage	 Easy <u>tcl</u> setup and no <u>testbench</u> needed Exhaustive proof
FP64 FMA	 Completed basic verification via UVM test with 14 days typically Impossible to be exhaustive 	Setup formal check in one dayPossible to do exhaustive verification
Sign-off	 Need huge manual coverage review to meet <u>datapath</u> function sign off quality 	Comprehensive <u>datapath</u> function sign off flow

Al computation use model and results



Scenario	Results
Matrix 8 x 8	proved in seconds
Matrix 32 x 32	proved in minutes
Matrix 64 x 64	proved in a few hours
Matrix 128 x 128	proved in 30 hours



Debugging method

Total #lemmas Proven Falsified A	All Oth	er Status	AEP/u	ser lemr	na Successf	U
	/	Len	nma Status			Elapsed time
VCP. TaskList	VCF.Go	alList	/			
Task List Name Progress Besult	Jot	time -1 Jo	b resource 3600 <enter nar<="" td=""><td>ne Match Value:</td><td>></td><td>/</td></enter>	ne Match Value:	>	/
Name Progress sesult				+	Veri	fication Targets
		states	name	/p: *	engine	elapsed_time
lig a 💶 16: 0: 1: 2	1	×	p	user	orch_satonly	1
	2	 Image: A second s	f	user	orch_satonly	1
	3	188 C	specSCV_REG_AEP_2(2)	aep	orch_satonly	1
	4	× .	<pre>specSCV_REG_AEP_1(2)</pre>	aep	orch_satonly	1
	5	×	specSCV_REG_AEP_0(2)	aep	orch_satonly	1
	6	×	specSCV_COMB_AEP_1(3)	aep	orch_satonly	1
	7	~	specSCV_COMB_AEP_1(1)	aep	orch_satonly	1
	8	×	specSCV_COMB_AEP_0(3)	aep	orch_satonly	1
	9	×	specSCV_COMB_AEP_0(1)	aep	orch_satonly	1
	10	~	implSCV_REG_AEP_2(2)	aep	orch_satonly	1
	11	~	implSCV_REG_AEP_1(2)	aep	orch_satonly	1
	12	~	implSCV_REG_AEP_0(2)	aep	orch_satonly	1
	12		impl. SCV COMB AEP 1(3)	aep	orch satonly	1
	R_					
	_					
stance Declaration VCP.TaskList	*Srcl	/CP:GoalList				

