

Agenda




- Why CDC Verification on Gate-Level Designs
- Traditional Methodology and Challenges
- Proposed Gate-CDC Verification Methodology
- Experiments & Results

Clock Domain Crossing(CDC)



• What is CDC


Signal originating in one clock domain sampled in another asynchronous clock domain



Need for Gate-Level CDC Verification




Traditionally CDC verification done on RTL



Gate-CDC Example



CDC path introduced due to insertion of loc



upf_version 2.0 set_design_top top create_power_domain TOP create_power_domain PD_TX -elements {Tx} create_power_domain PD_RX -elements {Rx} create_power_domain PD_RX2 -elements {Rx2} create_supply_port VDD_HIGH create_supply_net VDD_HIGH -domain TOP connect_supply_net VDD_HIGH -ports VDD_HIGH set isolation PD TX ISO OUT -domain PD TX -clamp value 1 -applies to outputs -isolation power net VDD HIGH \


clk1


-isolation_ground_net VSS -isolation_signal {x} -isolation_sense low -location parent set_isolation PD_TX_ISO_OUT -domain PD_RX -clamp_value 1 -applies_to outputs -isolation_power_net VDD HIGH \

Gate-CDC Glitch Structure Example




- Combination logic that can reduce to:
 - X.~X or X+~X






Gate-CDC Mux Glitch Example





Gate-CDC Mux Synchronizer Glitch Example






For given constants, logic reduces to (tx0|~tx0) which causes glitch

Gate-CDC Mux Synchronizer Glitch Example








CDC Verification Flow




CDC verification is necessary on gate-level netlist




Traditional Methodology






Traditional Methodology





Proposed Methodology





RTL Constraints Reuse

RTL Constraints

netlist blackbox

netlist constant com gace master netlist constant ccc_sync0_async1_sel 1'b1 netlist constant shadow clock 1'b0 netlist constant tap atpg_shift 1'b0 netlist constant tap test mode tdr 1'b0 netlist constant tcr async reset atpg ctrl 1'b0 netlist constant tcr async set atpg ctrl 1'b0 netlist constant tcr cgc atpg ctrl 1'b0 netlist constant msm addr range 1'b1 netlist clock axi clk -group AXICLK netlist clock ddr cc.u core 2x clk mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr cc.u core clk div2.inst0.clk out -group DDR2XCLK netlist clock ddr cc.u core clk mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr2xclk -group DDR2XCLK netlist clock memintclk -group DDR2XCLK netlist clock cdcslogic clk -group DDR2XCLK netlist clock ddr cc.runAlwaysClock gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr cc.intClk gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.ddr2xClk_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.u_clk_src.genblk1[1].inst0.z -group DDR2XCLK

cdc custom sync

netlist clock dicting delege detect_async_rs_ctrl

cdc custom sync gctlib edge detect dftc async rs ctrl -type DFF cdc custom sync data -from edge in -to async edge -module gctlib edge detect dftc async rs ctrl hier assume port edge in -no combo -module gctlib edge detect dftc async rs ctrl hier port domain reset edge stb -clock clk -module gctlib edge detect dftc async rs ctrl hier port domain async edge edge in -module gctlib edge detect dftc async rs ctrl -sync cdc report crossing -through { smiEbi.memController.dataReadLogic.devRegData[*] } -severity waived cdc report crossing -from *io cal top.pcnt gual* -to *io cal top.pcnt reg* -severity waived cdc report crossing -from *io cal top.ncnt qual* -to *io cal top.ncnt reg* -severity waived cdc report crossing -from {*io cal top.pcnt reg[0]} -to {*ioc pcnt set[0]} -severity waived cdc report crossing -from *io cal top.ncnt reg* -to *ioc ncnt set* -severity waived cdc report crossing -through msm addr -severity waived



SYSTEMS INITIATIVE

Traditional Methodology :

- Constraints not applied due to name and topology changes post synthesis
- No black-boxing
 - Redundant processing inside the module •
- Custom synchronizer not detected
 - False missing synchronizer Noise

RTL Constraints Reuse





RTL Constraints

netlist blackbox cm_cdc_master

netlist constant ccc sync0 async1 sel 1'b1 netlist constant shadow clock 1'b0 netlist constant tap atpg shift 1'b0 netlist constant tap test mode tdr 1'b0 netlist constant tcr_async_reset_atpg_ctrl 1'b0 netlist constant tcr async set atpg ctrl 1'b0 netlist constant tcr cgc atpg ctrl 1'b0 netlist constant msm addr range 1'b1 netlist clock axi clk -group AXICLK netlist clock ddr cc.u core 2x clk mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr cc.u core clk div2.inst0.clk out -group DDR2XCLK netlist clock ddr cc.u core clk mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr2xclk -group DDR2XCLK netlist clock memintclk -group DDR2XCLK netlist clock cdcslogic clk -group DDR2XCLK netlist clock ddr cc.runAlwaysClock gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.intClk_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr cc.ddr2xClk gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.u_clk_src.genblk1[1].inst0.z -group DDR2XCLK netlist clock {ddr read dqs[3]} -group group3 netlist clock {ddr_read_dqs[2]} -group group2 netlist clock {ddr read dqs[1]} -group group1

cdc custom sync

hier assume por**cetlic**o ecoce asserted as the second state of the

hier port domain reset edge_stb -ctock ctk -module qctlib_edge_detect_dftc_async_rs_ctrl hier port domain async_edge edge_in -module qctlib_edge_detect_dftc_async_rs_ctrl -sync cdc report crossing -through { smiEbi.memController.dataReadLogic.devRegData[*] } -severity waived cdc report crossing -from *io_cal_top.pcnt_qual* -to *io_cal_top.pcnt_reg* -severity waived cdc report crossing -from *io_cal_top.ncnt_qual* -to *io_cal_top.ncnt_reg* -severity waived cdc report crossing -from *io_cal_top.ncnt_reg[0]} -to {*ioc_pcnt_set[0]} -severity waived cdc report crossing -from *io_cal_top.ncnt_reg* -to *ioc_ncnt_set* -severity waived cdc report crossing -from *io_cal_top.ncnt_reg* -to *ioc_ncnt_set* -severity waived cdc report crossing - through msm addr -severity waived

Auto-generated gate constraints

netlist blackbox cm cdc slave

 \mathbf{Q}_{0}^{0}

netlist blackbox cm_cdc_master_0_2 netlist blackbox cm_cdc_master_0_1

etlist constant shadow_clock 1'b0

netlist constant tap_atpg_shift 1'b0 netlist constant tap test mode tdr 1'b0 netlist constant tcr_async_reset_atpg_ctrl 1'b0 netlist constant tcr async set atpg ctrl 1'b0 netlist constant tcr cgc atpg ctrl 1'b0 netlist clock axi clk -group AXICLK netlist clock ddr cc.u core 2x clk mux.genblk1 1 .inst0.z -group DDR2XCLK netlist clock ddr cc.u core clk div2.inst0.clk out -group DDR2XCLK netlist clock ddr cc.u core clk mux.genblk1 1 .inst0.z -group DDR2XCLK netlist clock ddr2xclk -group DDR2XCLK netlist clock memintclk -group DDR2XCLK netlist clock cdcslogic clk -group DDR2XCLK netlist clock ddr cc.runAlwaysClock gate.genblk1 1 .inst0.clk -group DDR2XCLK netlist clock ddr cc.intClk gate.genblk1 1 .inst0.clk -group DDR2XCLK netlist clock ddr cc.ddr2xClk gate.genblk1 1 .inst0.clk -group DDR2XCLK netlist clock ddr cc.u clk src.genblk1 1 .inst0.z -group DDR2XCLK netlist clock {ddr read dqs[3]} -group group3 netlist clock {ddr read dqs[2]} -group group2 netlist clock {ddr read dqs[1]} -group group1

cdc custom sync

hier assume por **Collib** no **edge** ul**Cetect**e **async**as <u>msrs</u> <u>ctrl</u> **6 16** hier port domain reset edge stb -ctock clk -module qctlib edge detect dftc async rs ctrl <u>16</u> hier port domain async edge edge in -module qctlib edge detect dftc async rs ctrl <u>16</u> -sync cdc report crossing -through { smiEbi.memController.dataReadLogic.devRegData * } -severity waived cdc report crossing -from *io_cal_top.pcnt_qual* -to *io_cal_top.pcnt_reg* -severity waived cdc report crossing -from *io_cal_top.ncnt_qual* -to *io_cal_top.ncnt_reg* -severity waived cdc report crossing -from *io_cal_top.ncnt_reg_reg_0_iq} -to {*ioc_pcnt_set_reg_0_iq} -severity waived cdc report crossing -from *io_cal_top.ncnt_reg* -to *ioc_ncnt_set* -severity waived cdc report crossing -from *io_cal_top.ncnt_reg* -to *ioc_ncnt_set* -severity waived

RTL Waivers Reuse





RTL Constraints


cdc report crossing -from {*io_cal_top.pcnt_reg[0]} -to {*ioc_pcnt_set[0]} -severity waived		<pre>{*io_cal_top.pcnt_reg_reg_0iq} -to {*ioc_pcnt_set_0iq} -severity waived</pre>
	100 - 100 B	cdc report crossing -from
netlist clock {ddr_read_dqs[3]} -group group3 netlist clock {ddr_read_dqs[2]} -group group2 netlist clock {ddr_read_dqs[2]} -group group0 cdc custom sync qtlib_edge_detect_dftc_async_rs_ctrl -type DFF cdc custom sync qtata -from edge_in -to async_edge -module qctlib_edge_detect_dftc_async_rs_ctrl hier assume port edge_in -no_combo -module qctlib_edge_detect_dftc_async_rs_ctrl hier port domain reset edge_stb -clock clk -module qctlib_edge_detect_dftc_async_rs_ctrl hier port domain reset edge_in -module qctlib_edge_detect_dftc_async_rs_ctrl hier port domain async_edge edge_in -module qctlib_edge_detect_dftc_async_rs_ctrl hier port crossing -through { smiEbi.memController.dataReadLogic.devRegData[*] } -severity waived cdc report crossing -from *io cal top.pcnt_qual* -to *io_cal top.pcnt_reg* -severity waived		<pre>"group DURZALLK "mettist clock {ddr_read_dqs[2]} -group group3 netlist clock {ddr_read_dqs[2]} -group group2 netlist clock {ddr_read_dqs[1]} -group group1 netlist clock {ddr_read_dqs[0]} -group group0 cdc custom sync qctlib_edge_detect_dftc_async_rs_ctrl -type DFF cdc custom sync data -from edge_in -to async_edge -module qctlib_edge_detect_dftc_async_rs_ctrl_16 hier assume port edge_in -no_combo -module qctlib_edge_detect_dftc_async_rs_ctrl_16 hier port domain reset edge_stb -clock clk -module qctlib_edge_detect_dftc_async_rs_ctrl_16 hier port domain async_edge edge_in -module qctlib_edge_detect_dftc_async_rs_ctrl_16 hier port crossing -through { smiEbi.memController.dataReadLogic.devRegData_*_ } -severity waived</pre>
netlist constant tcr_async_reset_atpg_ctrl 1'b0 netlist constant tcr_async_set_atpg_ctrl 1'b0 netlist constant tcr_cgc_atpg_ctrl 1'b0 netlist constant msm_addr_range 1'b1 netlist clock ddr_cc.u_core_2x_clk_mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_div2.inst0.clk_out -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1[1].inst0.z -group DDR2XCLK netlist clock ddr_cc.runAlwaysClock_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.intClk_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.ddr2xClk_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.ddr2xClk_gate.genblk1[1].inst0.clk -group DDR2XCLK netlist clock ddr_cc.ddr2xClk_gate.genblk1[1].inst0.clk -group DDR2XCLK		netlist constant tap_test_mode_tdr 1'b0 netlist constant tcr_async_reset_atpg_ctrl 1'b0 netlist constant tcr_gc_atpg_ctrl 1'b0 netlist clock dxi_cclkgroup AXICLK netlist clock ddr_cc.u_core_2x_clk_mux.genblk1_1.inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_div2.inst0.clk_out -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1_1.inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1_1.inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1_1.inst0.z -group DDR2XCLK netlist clock ddr_cc.u_core_clk_mux.genblk1_1.inst0.z -group DDR2XCLK netlist clock ddr_cc.runAlwaysClock_gate.genblk1_1.inst0.clk -group DDR2XCLK netlist clock ddr_cc.runAlwaysClock_gate.genblk1_1_inst0.clk -group DDR2XCLK
netlist blackbox cm_cdc_slave netlist blackbox cm_cdc_master netlist constant propagation netlist constant ccc_sync0_async1_sel 1'b1 netlist constant shadow_clock 1'b0 netlist constant tap_atpg_shift 1'b0 netlist constant tap_test_mode_tdr 1'b0		netlist blackbox cm_cdc_slave_1 netlist blackbox cm_cdc_master_0_1 netlist blackbox cm_cdc_master_0_2 netlist constant propagation netlist constant ccc_sync0_async1_sel 1'b1 netlist constant shadow_clock 1'b0 netlist constant tap_atpg_shift 1'b0

Auto-generated gate constraints

Auto Infer Test Mode Settings



Scan mux inserted CDC path




False

- Traditional methodology
 - Synchronizer not detected

Auto Infer Test Mode Settings




Scan mux inserted CDC path




- Proposed methodology
 - Structural analysis detects scan enable settings
 - Two dff synchronizer detected

Regroup Bit-blasted Crossings





Gate-level : 16 separate 1-bit paths




- Traditional methodology
 - 16 separate 1-bit paths reported
 - r_reg_0.iq -> q_reg_0.iq, r_reg_1.iq -> q_reg_1.iq, ...


Crossing count multiplied by number of vector signal bits

Regroup Bit-blasted Crossings





Gate-level : 16 separate 1-bit paths




- Proposed methodology
 - 16 separate paths regrouped to 1 CDC path
 - r_reg_[15:0].iq -> q_reg_[15:0].iq

Crossing count same as RTL for vector signals

Proposed Methodology









Experiment Results








- Average 1.6x improvement in runtime
- Average 18% improvement in memory consumption
- No iterations required for setup



Experiment Results





- Upto 80% reduction in noise
 - Bit-merging
 - Constraints & waivers reuse
 - Test logic removed

Summary



- Gate-CDC verification closure is necessary and now possible
- Proposed methodology addresses gate-level CDC verification challenges
 - Automatic RTL constraints transformation engine
 - Auto detection of test logic
 - Detect glitches introduced in synthesis
 - Regroup bit-blasted CDC paths
 - Correlates gate-CDC results with RTL
 - Waiver reuse
- Benefits
 - Seamless setup and reduced noise
 - Accelerates verification closure



Thank You